[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20200813145724.GE29439@linux.intel.com>
Date: Thu, 13 Aug 2020 07:57:24 -0700
From: Sean Christopherson <sean.j.christopherson@...el.com>
To: Wanpeng Li <kernellwp@...il.com>
Cc: linux-kernel@...r.kernel.org, kvm@...r.kernel.org,
Paolo Bonzini <pbonzini@...hat.com>,
Vitaly Kuznetsov <vkuznets@...hat.com>,
Wanpeng Li <wanpengli@...cent.com>,
Jim Mattson <jmattson@...gle.com>,
Joerg Roedel <joro@...tes.org>
Subject: Re: [PATCH v2 1/2] KVM: LAPIC: Return 0 when getting the tscdeadline
timer if the lapic is hw disabled
On Wed, Aug 12, 2020 at 02:30:37PM +0800, Wanpeng Li wrote:
> From: Wanpeng Li <wanpengli@...cent.com>
>
> Return 0 when getting the tscdeadline timer if the lapic is hw disabled.
It'd be helpful to reference the SDM for the general behavior of the MSR.
In other timer modes (LVT bit 18 = 0), the IA32_TSC_DEADLINE MSR reads
zero and writes are ignored.
I'd also vote to squash the two patches together, they really are paired
changes to match the architectural behavior.
Reviewed-by: Sean Christopherson <sean.j.christopherson@...el.com>
Powered by blists - more mailing lists