lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 13 Aug 2020 19:41:05 -0700 From: Rob Clark <robdclark@...il.com> To: dri-devel@...ts.freedesktop.org, iommu@...ts.linux-foundation.org, linux-arm-msm@...r.kernel.org Cc: Sai Prakash Ranjan <saiprakash.ranjan@...eaurora.org>, Will Deacon <will@...nel.org>, freedreno@...ts.freedesktop.org, Bjorn Andersson <bjorn.andersson@...aro.org>, Sibi Sankar <sibis@...eaurora.org>, Vivek Gautam <vivek.gautam@...eaurora.org>, Stephen Boyd <swboyd@...omium.org>, Robin Murphy <robin.murphy@....com>, Joerg Roedel <joro@...tes.org>, linux-arm-kernel@...ts.infradead.org, Jordan Crouse <jcrouse@...eaurora.org>, Rob Herring <robh@...nel.org>, Rob Clark <robdclark@...omium.org>, Rob Herring <robh+dt@...nel.org>, devicetree@...r.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@...r.kernel.org (open list) Subject: [PATCH 10/19] dt-bindings: arm-smmu: Add compatible string for Adreno GPU SMMU From: Jordan Crouse <jcrouse@...eaurora.org> Every Qcom Adreno GPU has an embedded SMMU for its own use. These devices depend on unique features such as split pagetables, different stall/halt requirements and other settings. Identify them with a compatible string so that they can be identified in the arm-smmu implementation specific code. Signed-off-by: Jordan Crouse <jcrouse@...eaurora.org> Reviewed-by: Rob Herring <robh@...nel.org> Signed-off-by: Rob Clark <robdclark@...omium.org> --- Documentation/devicetree/bindings/iommu/arm,smmu.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml index 503160a7b9a0..5ec5d0d691f6 100644 --- a/Documentation/devicetree/bindings/iommu/arm,smmu.yaml +++ b/Documentation/devicetree/bindings/iommu/arm,smmu.yaml @@ -40,6 +40,10 @@ properties: - qcom,sm8150-smmu-500 - qcom,sm8250-smmu-500 - const: arm,mmu-500 + - description: Qcom Adreno GPUs implementing "arm,smmu-v2" + items: + - const: qcom,adreno-smmu + - const: qcom,smmu-v2 - description: Marvell SoCs implementing "arm,mmu-500" items: - const: marvell,ap806-smmu-500 -- 2.26.2
Powered by blists - more mailing lists