[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <20200817024842.5289-1-crystal.guo@mediatek.com>
Date: Mon, 17 Aug 2020 10:48:38 +0800
From: Crystal Guo <crystal.guo@...iatek.com>
To: <p.zabel@...gutronix.de>, <robh+dt@...nel.org>,
<matthias.bgg@...il.com>
CC: <srv_heupstream@...iatek.com>,
<linux-mediatek@...ts.infradead.org>,
<linux-arm-kernel@...ts.infradead.org>,
<linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>,
<s-anna@...com>, <afd@...com>, <seiya.wang@...iatek.com>,
<stanley.chu@...iatek.com>, <yingjoe.chen@...iatek.com>,
<fan.chen@...iatek.com>, <yong.liang@...iatek.com>
Subject: [v3,0/6] introduce TI reset controller for MT8192 SoC
v3:
1. revert v2 changes.
2. add 'reset-duration-us' property to declare a minimum delay,
which needs to be waited between assert and deassert.
3. add 'mediatek,infra-reset' to compatible.
v2 changes:
https://patchwork.kernel.org/patch/11697371/
1. add 'assert-deassert-together' property to introduce a new reset handler,
which allows device to do serialized assert and deassert operations in a single
step by 'reset' method.
2. add 'update-force' property to introduce force-update method, which forces
the write operation in case the read already happens to return the correct value.
3. add 'generic-reset' to compatible
v1 changes:
https://patchwork.kernel.org/patch/11690523/
https://patchwork.kernel.org/patch/11690527/
Crystal Guo (4):
dt-binding: reset-controller: ti: add reset-duration-us property
dt-binding: reset-controller: ti: add 'mediatek,infra-reset' to
compatible
reset-controller: ti: introduce a new reset handler
arm64: dts: mt8192: add infracfg_rst node
.../bindings/reset/ti-syscon-reset.txt | 6 +++++
arch/arm64/boot/dts/mediatek/mt8192.dtsi | 11 +++++++-
drivers/reset/reset-ti-syscon.c | 26 +++++++++++++++++--
3 files changed, 40 insertions(+), 3 deletions(-)
Powered by blists - more mailing lists