| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20200817145348.14461-14-leo.yan@linaro.org>
Date: Mon, 17 Aug 2020 15:53:48 +0100
From: Leo Yan <leo.yan@...aro.org>
To: Arnaldo Carvalho de Melo <acme@...nel.org>,
James Clark <james.clark@....com>,
Will Deacon <will@...nel.org>, Al Grant <Al.Grant@....com>,
Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Mark Rutland <mark.rutland@....com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...hat.com>,
Namhyung Kim <namhyung@...nel.org>,
Wei Li <liwei391@...wei.com>, linux-kernel@...r.kernel.org,
Mathieu Poirier <mathieu.poirier@...aro.org>,
Mike Leach <mike.leach@...aro.org>
Subject: [PATCH RESEND v1 13/13] perf arm-spe: Add support for ARMv8.3-SPE
From: Wei Li <liwei391@...wei.com>
This patch is to support Armv8.3 extension for SPE, it adds alignment
field in the Events packet and it supports the Scalable Vector Extension
(SVE) for Operation packet and Events packet with two additions:
- The vector length for SVE operations in the Operation Type packet;
- The incomplete predicate and empty predicate fields in the Events
packet.
Signed-off-by: Wei Li <liwei391@...wei.com>
---
.../arm-spe-decoder/arm-spe-pkt-decoder.c | 95 ++++++++++++++++++-
.../arm-spe-decoder/arm-spe-pkt-decoder.h | 6 ++
2 files changed, 98 insertions(+), 3 deletions(-)
diff --git a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c
index 095f344ee26c..637655e28b9f 100644
--- a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c
+++ b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c
@@ -346,14 +346,77 @@ int arm_spe_pkt_desc(const struct arm_spe_pkt *packet, char *buf,
blen -= ret;
}
}
+
+ if (idx > 2) {
+ if (payload & SPE_EVT_PKT_ALIGNMENT) {
+ ret = snprintf(buf, buf_len, " ALIGNMENT");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
+ if (payload & SPE_EVT_PKT_SVE_PARTIAL_PREDICATE) {
+ ret = snprintf(buf, buf_len, " SVE-PARTIAL-PRED");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
+ if (payload & SPE_EVT_PKT_SVE_EMPTY_PREDICATE) {
+ ret = snprintf(buf, buf_len, " SVE-EMPTY-PRED");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
+ }
+
return buf_len - blen;
}
case ARM_SPE_OP_TYPE:
switch (idx) {
case SPE_OP_PKT_HDR_CLASS_OTHER:
- return snprintf(buf, buf_len, "%s",
- payload & SPE_OP_PKT_OTHER_SUBCLASS_COND ?
- "COND-SELECT" : "INSN-OTHER");
+ blen = buf_len;
+
+ if ((payload & SPE_OP_PKT_OTHER_SVE_SUBCLASS_MASK) ==
+ SPE_OP_PKT_OTHER_SUBCLASS_SVG_OP) {
+ ret = snprintf(buf, buf_len, "SVE-OTHER");
+ buf += ret;
+ blen -= ret;
+
+ /* Effective Venctor Length */
+ ret = snprintf(buf, buf_len, " EVL %d",
+ 32 << ((payload & SPE_OP_PKT_SVE_EVL_MASK) >>
+ SPE_OP_PKT_SVE_EVL_SHIFT));
+ buf += ret;
+ blen -= ret;
+
+ if (payload & SPE_OP_PKT_SVE_FP) {
+ ret = snprintf(buf, buf_len, " FP");
+ buf += ret;
+ blen -= ret;
+ }
+ if (payload & SPE_OP_PKT_SVE_PRED) {
+ ret = snprintf(buf, buf_len, " PRED");
+ buf += ret;
+ blen -= ret;
+ }
+ } else {
+ ret = snprintf(buf, buf_len, "OTHER");
+ buf += ret;
+ blen -= ret;
+
+ ret = snprintf(buf, buf_len, " %s",
+ payload & SPE_OP_PKT_OTHER_SUBCLASS_COND ?
+ "COND-SELECT" : "UNCOND");
+ buf += ret;
+ blen -= ret;
+ }
+
+ if (ret < 0)
+ return ret;
+ return buf_len - blen;
+
case SPE_OP_PKT_HDR_CLASS_LD_ST_ATOMIC:
blen = buf_len;
@@ -416,6 +479,32 @@ int arm_spe_pkt_desc(const struct arm_spe_pkt *packet, char *buf,
return ret;
buf += ret;
blen -= ret;
+ } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_SVE_MASK) ==
+ SPE_OP_PKT_LDST_SUBCLASS_SVE) {
+ /* Effective Venctor Length */
+ ret = snprintf(buf, buf_len, " EVL %d",
+ 32 << ((payload & SPE_OP_PKT_SVE_EVL_MASK) >>
+ SPE_OP_PKT_SVE_EVL_SHIFT));
+ if (ret < 0)
+ return ret;
+
+ buf += ret;
+ blen -= ret;
+
+ if (payload & SPE_OP_PKT_SVE_PRED) {
+ ret = snprintf(buf, buf_len, " PRED");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
+ if (payload & SPE_OP_PKT_SVE_SG) {
+ ret = snprintf(buf, buf_len, " SG");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
}
return buf_len - blen;
case SPE_OP_PKT_HDR_CLASS_BR_ERET:
diff --git a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h
index 295ff8779ce4..1a917a11b395 100644
--- a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h
+++ b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h
@@ -140,6 +140,12 @@ struct arm_spe_pkt {
#define SPE_OP_PKT_LDST_SUBCLASS_SVE_MASK (0xa)
#define SPE_OP_PKT_LDST_SUBCLASS_SVE (0x8)
+#define SPE_OP_PKT_SVE_SG BIT(7)
+#define SPE_OP_PKT_SVE_EVL_MASK (0x70)
+#define SPE_OP_PKT_SVE_EVL_SHIFT (4)
+#define SPE_OP_PKT_SVE_PRED BIT(2)
+#define SPE_OP_PKT_SVE_FP BIT(1)
+
#define SPE_OP_PKT_AR BIT(4)
#define SPE_OP_PKT_EXCL BIT(3)
#define SPE_OP_PKT_AT BIT(2)
--
2.17.1
Powered by blists - more mailing lists