linux-kernel - Re: [RESEND PATCH 5/5] ARM: dts: zx: Align L2 cache-controller nodename with dtschema

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Thu, 20 Aug 2020 11:30:10 +0200
From:   Krzysztof Kozlowski <krzk@...nel.org>
To:     Barry Song <baohua@...nel.org>, Rob Herring <robh+dt@...nel.org>,
        Andy Gross <agross@...nel.org>,
        Bjorn Andersson <bjorn.andersson@...aro.org>,
        Viresh Kumar <vireshk@...nel.org>,
        Shiraz Hashim <shiraz.linux.kernel@...il.com>,
        Marc Gonzalez <marc.w.gonzalez@...e.fr>,
        Mans Rullgard <mans@...sr.com>, Jun Nie <jun.nie@...aro.org>,
        Shawn Guo <shawnguo@...nel.org>,
        linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-arm-msm@...r.kernel.org
Subject: Re: [RESEND PATCH 5/5] ARM: dts: zx: Align L2 cache-controller
 nodename with dtschema

On Wed, Aug 19, 2020 at 07:58:53PM +0200, Krzysztof Kozlowski wrote:
> Fix dtschema validator warnings like:
>     l2-cache-controller@...000: $nodename:0:
>         'l2-cache-controller@...000' does not match '^(cache-controller|cpu)(@[0-9a-f,]+)*$'
> 
> Signed-off-by: Krzysztof Kozlowski <krzk@...nel.org>

I forgot to add the tag from Jun provided on previous submission:
Reviewed-by: Jun Nie <jun.nie@...aro.org>

Best regards,
Krzysztof

> ---
>  arch/arm/boot/dts/zx296702.dtsi | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm/boot/dts/zx296702.dtsi b/arch/arm/boot/dts/zx296702.dtsi
> index afd98de029be..f378c661b3bf 100644
> --- a/arch/arm/boot/dts/zx296702.dtsi
> +++ b/arch/arm/boot/dts/zx296702.dtsi
> @@ -58,7 +58,7 @@
>  			clocks = <&topclk ZX296702_A9_PERIPHCLK>;
>  		};
>  
> -		l2cc: l2-cache-controller@...000 {
> +		l2cc: cache-controller@...000 {
>  			compatible = "arm,pl310-cache";
>  			reg = <0x00c00000 0x1000>;
>  			cache-unified;
> -- 
> 2.17.1
>