lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <8fae0fad-4211-61fa-b687-0eca4bffbdaf@linaro.org>
Date:   Mon, 24 Aug 2020 11:35:57 +0200
From:   Daniel Lezcano <daniel.lezcano@...aro.org>
To:     guoren@...nel.org
Cc:     linux-csky@...r.kernel.org, linux-kernel@...r.kernel.org,
        Guo Ren <guoren@...ux.alibaba.com>,
        Thomas Gleixner <tglx@...utronix.de>
Subject: Re: [PATCH] clocksource/drivers/timer-gx6605s: Fixup counter reload

On 18/08/2020 09:31, guoren@...nel.org wrote:
> From: Guo Ren <guoren@...ux.alibaba.com>
> 
> When the timer counts to the upper limit, an overflow interrupt is
> generated, and the count is reset with the value in the TIME_INI
> register. But the software expects to start counting from 0 when
> the count overflows, so it forces TIME_INI to 0 to solve the
> potential interrupt storm problem.
> 
> Signed-off-by: Guo Ren <guoren@...ux.alibaba.com>
> Tested-by: Xu Kai <xukai@...ionalchip.com>
> Cc: Daniel Lezcano <daniel.lezcano@...aro.org>
> Cc: Thomas Gleixner <tglx@...utronix.de>
> ---

Applied, thanks


-- 
<http://www.linaro.org/> Linaro.org │ Open source software for ARM SoCs

Follow Linaro:  <http://www.facebook.com/pages/Linaro> Facebook |
<http://twitter.com/#!/linaroorg> Twitter |
<http://www.linaro.org/linaro-blog/> Blog

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ