lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 24 Aug 2020 20:09:45 -0600 From: Rob Herring <robh@...nel.org> To: Dmitry Osipenko <digetx@...il.com> Cc: Mikko Perttunen <cyndis@...si.fi>, devicetree@...r.kernel.org, Jonathan Hunter <jonathanh@...dia.com>, dri-devel@...ts.freedesktop.org, Thierry Reding <thierry.reding@...il.com>, Kyungmin Park <kyungmin.park@...sung.com>, Michael Turquette <mturquette@...libre.com>, Rob Herring <robh+dt@...nel.org>, linux-pm@...r.kernel.org, MyungJoo Ham <myungjoo.ham@...sung.com>, linux-tegra@...r.kernel.org, Peter De Schrijver <pdeschrijver@...dia.com>, Chanwoo Choi <cw00.choi@...sung.com>, Stephen Boyd <sboyd@...nel.org>, linux-kernel@...r.kernel.org, Georgi Djakov <georgi.djakov@...aro.org> Subject: Re: [PATCH v5 22/36] dt-bindings: host1x: Document new interconnect properties On Fri, 14 Aug 2020 03:06:07 +0300, Dmitry Osipenko wrote: > Most of Host1x devices have at least one memory client. These clients > are directly connected to the memory controller. The new interconnect > properties represent the memory client's connection to the memory > controller. > > Signed-off-by: Dmitry Osipenko <digetx@...il.com> > --- > .../display/tegra/nvidia,tegra20-host1x.txt | 68 +++++++++++++++++++ > 1 file changed, 68 insertions(+) > Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists