lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Mon, 31 Aug 2020 23:59:35 +0200
From:   Tobias Schramm <t.schramm@...jaro.org>
To:     Rob Herring <robh+dt@...nel.org>,
        Nicolas Saenz Julienne <nsaenzjulienne@...e.de>,
        Stefan Wahren <stefan.wahren@...e.com>
Cc:     devicetree@...r.kernel.org, bcm-kernel-feedback-list@...adcom.com,
        linux-kernel@...r.kernel.org,
        Tobias Schramm <t.schramm@...jaro.org>
Subject: [PATCH v2 0/1] Enable ddr modes on emmc2 of Raspberry Pi 4 B

Currently  eMMC storage attached to a Pi 4 is running in single data
rate mode only. However the controller used supports dual data rate
modes. This patch enables ddr modes for mmc storage.

I've verified that there are no issues transferring data in ddr mode
using multiple eMMC modules from different vendors.
Additionally I've checked signal integrity on the data lines at the
micro SD card slot and did not find any issues there either.

This is v2 of this patch. The sd-uhs-ddr50 property present in the
initial version of the patch is not required and was removed.

Changelog:
 v2: Remove sd-uhs-ddr50 property

Tobias Schramm (1):
  ARM: dts: bcm2711: Enable ddr modes on emmc2 controller

 arch/arm/boot/dts/bcm2711-rpi-4-b.dts | 1 +
 1 file changed, 1 insertion(+)

-- 
2.28.0

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ