lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 4 Sep 2020 11:11:17 +0200 From: Joerg Roedel <joro@...tes.org> To: Rob Clark <robdclark@...il.com> Cc: dri-devel@...ts.freedesktop.org, iommu@...ts.linux-foundation.org, linux-arm-msm@...r.kernel.org, Sai Prakash Ranjan <saiprakash.ranjan@...eaurora.org>, Will Deacon <will@...nel.org>, freedreno@...ts.freedesktop.org, Bjorn Andersson <bjorn.andersson@...aro.org>, Sibi Sankar <sibis@...eaurora.org>, Vivek Gautam <vivek.gautam@...eaurora.org>, Stephen Boyd <swboyd@...omium.org>, Robin Murphy <robin.murphy@....com>, Rob Clark <robdclark@...omium.org>, Akhil P Oommen <akhilpo@...eaurora.org>, AngeloGioacchino Del Regno <kholk11@...il.com>, Ben Dooks <ben.dooks@...ethink.co.uk>, Brian Masney <masneyb@...tation.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@...r.kernel.org>, Emil Velikov <emil.velikov@...labora.com>, Eric Anholt <eric@...olt.net>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, Hanna Hawa <hannah@...vell.com>, Joerg Roedel <jroedel@...e.de>, John Stultz <john.stultz@...aro.org>, Jonathan Marek <jonathan@...ek.ca>, Jon Hunter <jonathanh@...dia.com>, Jordan Crouse <jcrouse@...eaurora.org>, Krishna Reddy <vdumpa@...dia.com>, "moderated list:ARM SMMU DRIVERS" <linux-arm-kernel@...ts.infradead.org>, open list <linux-kernel@...r.kernel.org>, Nicolin Chen <nicoleotsuka@...il.com>, Pritesh Raithatha <praithatha@...dia.com>, Sam Ravnborg <sam@...nborg.org>, Sharat Masetty <smasetty@...eaurora.org>, Shawn Guo <shawn.guo@...aro.org>, Takashi Iwai <tiwai@...e.de>, Thierry Reding <thierry.reding@...il.com>, Thierry Reding <treding@...dia.com>, Wambui Karuga <wambui.karugax@...il.com> Subject: Re: [PATCH 00/20] iommu/arm-smmu + drm/msm: per-process GPU pgtables On Mon, Aug 17, 2020 at 03:01:25PM -0700, Rob Clark wrote: > Jordan Crouse (12): > iommu/arm-smmu: Pass io-pgtable config to implementation specific > function > iommu/arm-smmu: Add support for split pagetables > iommu/arm-smmu: Prepare for the adreno-smmu implementation > iommu/arm-smmu-qcom: Add implementation for the adreno GPU SMMU > dt-bindings: arm-smmu: Add compatible string for Adreno GPU SMMU > drm/msm: Add a context pointer to the submitqueue > drm/msm: Drop context arg to gpu->submit() > drm/msm: Set the global virtual address range from the IOMMU domain > drm/msm: Add support to create a local pagetable > drm/msm: Add support for private address space instances > drm/msm/a6xx: Add support for per-instance pagetables > arm: dts: qcom: sm845: Set the compatible string for the GPU SMMU > > Rob Clark (8): > drm/msm: remove dangling submitqueue references > iommu: add private interface for adreno-smmu > drm/msm/gpu: add dev_to_gpu() helper > drm/msm: set adreno_smmu as gpu's drvdata > iommu/arm-smmu: constify some helpers > arm: dts: qcom: sc7180: Set the compatible string for the GPU SMMU > iommu/arm-smmu: add a way for implementations to influence SCTLR > drm/msm: show process names in gem_describe Can the DRM parts be merged independently from the IOMMU parts or does this need to be queued together? If it needs to be together I defer the decission to Will through which tree this should go. Joerg
Powered by blists - more mailing lists