[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200906192935.107086-11-paul@crapouillou.net>
Date: Sun, 6 Sep 2020 21:29:30 +0200
From: Paul Cercueil <paul@...pouillou.net>
To: Thomas Bogendoerfer <tsbogend@...ha.franken.de>
Cc: "Maciej W . Rozycki" <macro@...ux-mips.org>,
Paul Burton <paulburton@...nel.org>,
Zhou Yanjie <zhouyanjie@...yeetech.com>, od@...c.me,
linux-kernel@...r.kernel.org, linux-mips@...r.kernel.org,
Paul Cercueil <paul@...pouillou.net>
Subject: [PATCH v3 10/15] MIPS: generic: Increase NR_IRQS to 256
128 IRQs is not enough to support Ingenic SoCs.
Signed-off-by: Paul Cercueil <paul@...pouillou.net>
---
Notes:
v2-v3: No change
arch/mips/include/asm/mach-generic/irq.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/mips/include/asm/mach-generic/irq.h b/arch/mips/include/asm/mach-generic/irq.h
index 72ac2c202c55..079889ced4f3 100644
--- a/arch/mips/include/asm/mach-generic/irq.h
+++ b/arch/mips/include/asm/mach-generic/irq.h
@@ -9,7 +9,7 @@
#define __ASM_MACH_GENERIC_IRQ_H
#ifndef NR_IRQS
-#define NR_IRQS 128
+#define NR_IRQS 256
#endif
#ifdef CONFIG_I8259
--
2.28.0
Powered by blists - more mailing lists