[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <159947535838.560920.6785898612227287683.b4-ty@kernel.org>
Date: Mon, 7 Sep 2020 17:05:34 +0100
From: Will Deacon <will@...nel.org>
To: Catalin Marinas <catalin.marinas@....com>,
Namhyung Kim <namhyung@...nel.org>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Mark Rutland <mark.rutland@....com>,
John Garry <john.garry@...wei.com>,
linux-kernel@...r.kernel.org,
Arnaldo Carvalho de Melo <acme@...nel.org>,
Ingo Molnar <mingo@...hat.com>, Leo Yan <leo.yan@...aro.org>,
Peter Zijlstra <peterz@...radead.org>,
Jiri Olsa <jolsa@...hat.com>,
linux-arm-kernel@...ts.infradead.org
Cc: kernel-team@...roid.com, Will Deacon <will@...nel.org>
Subject: Re: [PATCH] arm64: perf: Add general hardware LLC events for PMUv3
On Tue, 11 Aug 2020 13:35:05 +0800, Leo Yan wrote:
> This patch is to add the general hardware last level cache (LLC) events
> for PMUv3: one event is for LLC access and another is for LLC miss.
>
> With this change, perf tool can support last level cache profiling,
> below is an example to demonstrate the usage on Arm64:
>
> $ perf stat -e LLC-load-misses -e LLC-loads -- \
> perf bench mem memcpy -s 1024MB -l 100 -f default
>
> [...]
Applied to will (for-next/perf), thanks!
[1/1] arm64: perf: Add general hardware LLC events for PMUv3
https://git.kernel.org/will/c/ffdbd3d83553
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
Powered by blists - more mailing lists