linux-kernel - Re: [PATCH stable 4.19 v2 0/2] arm64: entry: Place an SB sequence following an ERET instruction

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <282ca27e-474c-ea1f-beba-52f361f16b20@gmail.com>
Date:   Tue, 8 Sep 2020 20:04:10 -0700
From:   Florian Fainelli <f.fainelli@...il.com>
To:     linux-arm-kernel@...ts.infradead.org
Cc:     Greg KH <gregkh@...uxfoundation.org>,
        Will Deacon <will@...nel.org>, stable@...r.kernel.org,
        Catalin Marinas <catalin.marinas@....com>,
        Marc Zyngier <maz@...nel.org>,
        James Morse <james.morse@....com>,
        Julien Thierry <julien.thierry.kdev@...il.com>,
        Suzuki K Poulose <suzuki.poulose@....com>,
        Mark Rutland <mark.rutland@....com>,
        Mark Brown <broonie@...nel.org>,
        Kristina Martsenko <kristina.martsenko@....com>,
        Sami Tolvanen <samitolvanen@...gle.com>,
        Andrew Jones <drjones@...hat.com>,
        Ard Biesheuvel <ardb@...nel.org>,
        Nick Desaulniers <ndesaulniers@...gle.com>,
        Fangrui Song <maskray@...gle.com>,
        open list <linux-kernel@...r.kernel.org>,
        "open list:KERNEL VIRTUAL MACHINE FOR ARM64 (KVM/arm64)" 
        <kvmarm@...ts.cs.columbia.edu>
Subject: Re: [PATCH stable 4.19 v2 0/2] arm64: entry: Place an SB sequence
 following an ERET instruction



On 8/24/2020 11:35 AM, Florian Fainelli wrote:
> Changes in v2:
> 
> - included missing preliminary patch to define the SB barrier instruction
> 
> Will Deacon (2):
>    arm64: Add support for SB barrier and patch in over DSB; ISB sequences
>    arm64: entry: Place an SB sequence following an ERET instruction

Does anybody at ARM or Android care about those changes? If so, would 
you be willing to review these?

Thanks

> 
>   arch/arm64/include/asm/assembler.h  | 13 +++++++++++++
>   arch/arm64/include/asm/barrier.h    |  4 ++++
>   arch/arm64/include/asm/cpucaps.h    |  3 ++-
>   arch/arm64/include/asm/sysreg.h     |  6 ++++++
>   arch/arm64/include/asm/uaccess.h    |  3 +--
>   arch/arm64/include/uapi/asm/hwcap.h |  1 +
>   arch/arm64/kernel/cpufeature.c      | 12 ++++++++++++
>   arch/arm64/kernel/cpuinfo.c         |  1 +
>   arch/arm64/kernel/entry.S           |  2 ++
>   arch/arm64/kvm/hyp/entry.S          |  1 +
>   arch/arm64/kvm/hyp/hyp-entry.S      |  4 ++++
>   11 files changed, 47 insertions(+), 3 deletions(-)
> 

-- 
Florian