[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200910084304.3429494-2-hsinyi@chromium.org>
Date: Thu, 10 Sep 2020 16:43:04 +0800
From: Hsin-Yi Wang <hsinyi@...omium.org>
To: linux-mediatek@...ts.infradead.org
Cc: Rob Herring <robh+dt@...nel.org>,
Matthias Brugger <matthias.bgg@...il.com>,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org,
Enric Balletbo i Serra <enric.balletbo@...labora.com>
Subject: [PATCH v2 2/2] arm64: dts: mt8183: Set uart to mmio32 iotype
Set uart iotype to mmio32 to make earlycon work with stdout-path.
Signed-off-by: Hsin-Yi Wang <hsinyi@...omium.org>
---
arch/arm64/boot/dts/mediatek/mt8183.dtsi | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index 102105871db25..0bda97f912789 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -374,6 +374,8 @@ uart0: serial@...02000 {
interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>;
clocks = <&clk26m>, <&infracfg CLK_INFRA_UART0>;
clock-names = "baud", "bus";
+ reg-io-width = <4>;
+ reg-shift = <2>;
status = "disabled";
};
@@ -384,6 +386,8 @@ uart1: serial@...03000 {
interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_LOW>;
clocks = <&clk26m>, <&infracfg CLK_INFRA_UART1>;
clock-names = "baud", "bus";
+ reg-io-width = <4>;
+ reg-shift = <2>;
status = "disabled";
};
@@ -394,6 +398,8 @@ uart2: serial@...04000 {
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_LOW>;
clocks = <&clk26m>, <&infracfg CLK_INFRA_UART2>;
clock-names = "baud", "bus";
+ reg-io-width = <4>;
+ reg-shift = <2>;
status = "disabled";
};
--
2.28.0.526.ge36021eeef-goog
Powered by blists - more mailing lists