lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <87lfhdr7l6.wl-maz@kernel.org>
Date:   Sun, 13 Sep 2020 16:59:17 +0100
From:   Marc Zyngier <maz@...nel.org>
To:     Mark-PK Tsai <mark-pk.tsai@...iatek.com>
Cc:     <robh+dt@...nel.org>, <alix.wu@...iatek.com>, <daniel@...f.com>,
        <devicetree@...r.kernel.org>, <jason@...edaemon.net>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>,
        <linux-mediatek@...ts.infradead.org>, <matthias.bgg@...il.com>,
        <tglx@...utronix.de>, <yj.chiang@...iatek.com>
Subject: Re: [PATCH v3 0/2] Add MStar interrupt controller support

On Wed, 02 Sep 2020 07:33:42 +0100,
Mark-PK Tsai <mark-pk.tsai@...iatek.com> wrote:
> 
> MStar contain a legacy interrupt controller that routes interrupts
> to the GIC. SigmaStar and Mediatek TV SoCs also have this interrupt
> controller IP.
> 
> Mark-PK Tsai (2):
>   irqchip: irq-mst: Add MStar interrupt controller support
>   dt-bindings: interrupt-controller: Add MStar interrupt controller

Once the binding gets approved, I'll queue this for 5.10.

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ