[<prev] [next>] [day] [month] [year] [list]
Message-ID: <540d95d2-ea53-f103-590e-a34d2d0cb8c5@marek.ca>
Date: Mon, 14 Sep 2020 19:58:45 -0400
From: Jonathan Marek <jonathan@...ek.ca>
To: Stephen Boyd <sboyd@...nel.org>,
Dmitry Baryshkov <dmitry.baryshkov@...aro.org>,
linux-arm-msm@...r.kernel.org
Cc: Andy Gross <agross@...nel.org>,
Bjorn Andersson <bjorn.andersson@...aro.org>,
OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS
<devicetree@...r.kernel.org>,
COMMON CLK FRAMEWORK <linux-clk@...r.kernel.org>,
open list <linux-kernel@...r.kernel.org>,
Michael Turquette <mturquette@...libre.com>,
Rob Herring <robh+dt@...nel.org>,
Taniya Das <tdas@...eaurora.org>
Subject: Re: [PATCH v2 0/7] SM8150 and SM8250 dispcc drivers
On 9/14/20 7:57 PM, Stephen Boyd wrote:
> Quoting Dmitry Baryshkov (2020-09-07 07:25:45)
>> On 04/09/2020 01:26, Jonathan Marek wrote:
>>> Add display clock drivers required to get DSI and DP displays working on
>>> SM8150 and SM8250 SoCs.
>>>
>>> Derived from downstream drivers. Notable changes compared to downstream:
>>> - EDP clks removed (nothing uses these even in downstream it seems)
>>> - freq_tbl values for dp_link clk is in Hz and not kHz
>>
>>
>> On SM8250:
>> Tested-by: Dmitry Baryshkov <dmitry.baryshkov@...aro.org>
>
> Can this be carried to v3?
>
I already included the tag in the last commit which adds the SM8250
dispcc driver (probably should've included it in the SM8250 dt-bindings
patch too though).
Powered by blists - more mailing lists