lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Date:   Wed, 16 Sep 2020 10:48:33 +0800
From:   peng.fan@....com
To:     shawnguo@...nel.org, s.hauer@...gutronix.de, festevam@...il.com,
        abel.vesa@....com, robh+dt@...nel.org
Cc:     kernel@...gutronix.de, linux-imx@....com, Anson.Huang@....com,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        aisheng.dong@....com, devicetree@...r.kernel.org,
        Peng Fan <peng.fan@....com>
Subject: [PATCH V2 0/4] imx: support i.MX7ULP HSRUN mode

From: Peng Fan <peng.fan@....com>

V2:
 Update to use pmc0/pmc1 following hardware naming

This patchset is to add HSRUN mode support.
Patch 1,2 is to add binding doc and dts node
Patch 3 is to support HSRUN mode
Patch 4 is to use wait mode when HSRUN working per hardware state machine requirement.

Peng Fan (4):
  dt-bindings: fsl: add i.MX7ULP PMC
  ARM: dts: imx7ulp: add pmc node
  ARM: imx: imx7ulp: support HSRUN mode
  ARM: imx: cpuidle-imx7ulp: Stop mode disallowed when HSRUN

 .../arm/freescale/fsl,imx7ulp-pm.yaml         |  6 ++++-
 arch/arm/boot/dts/imx7ulp.dtsi                | 10 ++++++++
 arch/arm/mach-imx/common.h                    |  1 +
 arch/arm/mach-imx/cpuidle-imx7ulp.c           | 14 ++++++++---
 arch/arm/mach-imx/pm-imx7ulp.c                | 25 +++++++++++++++++++
 5 files changed, 52 insertions(+), 4 deletions(-)

-- 
2.28.0

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ