lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200916032523.13011-1-gshan@redhat.com>
Date:   Wed, 16 Sep 2020 13:25:21 +1000
From:   Gavin Shan <gshan@...hat.com>
To:     linux-arm-kernel@...ts.infradead.org
Cc:     mark.rutland@....com, anshuman.khandual@....com,
        catalin.marinas@....com, will@...nel.org,
        linux-kernel@...r.kernel.org, shan.gavin@...il.com
Subject: [PATCH 0/2] arm64/mm: Enable color zero pages

The feature of color zero pages isn't enabled on arm64, meaning all
read-only (anonymous) VM areas are backed up by same zero page. It
leads pressure to L1 (data) cache on reading data from them. This
tries to enable color zero pages.

PATCH[1/2] decouples the zero PGD table from zero page
PATCH[2/2] allocates the needed zero pages according to L1 cache size

Gavin Shan (2):
  arm64/mm: Introduce zero PGD table
  arm64/mm: Enable color zero pages

 arch/arm64/include/asm/cache.h       | 22 +++++++++++++++++
 arch/arm64/include/asm/mmu_context.h |  6 ++---
 arch/arm64/include/asm/pgtable.h     | 11 +++++++--
 arch/arm64/kernel/cacheinfo.c        | 34 +++++++++++++++++++++++++++
 arch/arm64/kernel/setup.c            |  2 +-
 arch/arm64/kernel/vmlinux.lds.S      |  4 ++++
 arch/arm64/mm/init.c                 | 35 ++++++++++++++++++++++++++++
 arch/arm64/mm/mmu.c                  |  7 ------
 arch/arm64/mm/proc.S                 |  2 +-
 9 files changed, 109 insertions(+), 14 deletions(-)

-- 
2.23.0

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ