linux-kernel - Re: [PATCH 1/1] KVM: x86: fix MSR_IA32

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <f936123d4146ae6e2c9ffc8b25e4382c1d98255c.camel@redhat.com>
Date:   Mon, 21 Sep 2020 12:25:12 +0300
From:   Maxim Levitsky <mlevitsk@...hat.com>
To:     Sean Christopherson <sean.j.christopherson@...el.com>
Cc:     kvm@...r.kernel.org, linux-kernel@...r.kernel.org,
        "maintainer:X86 ARCHITECTURE (32-BIT AND 64-BIT)" <x86@...nel.org>,
        Jim Mattson <jmattson@...gle.com>,
        Borislav Petkov <bp@...en8.de>, Joerg Roedel <joro@...tes.org>,
        "H. Peter Anvin" <hpa@...or.com>,
        Paolo Bonzini <pbonzini@...hat.com>,
        Wanpeng Li <wanpengli@...cent.com>,
        Ingo Molnar <mingo@...hat.com>,
        Thomas Gleixner <tglx@...utronix.de>,
        Vitaly Kuznetsov <vkuznets@...hat.com>
Subject: Re: [PATCH 1/1] KVM: x86: fix MSR_IA32_TSC read for nested migration

On Thu, 2020-09-17 at 09:11 -0700, Sean Christopherson wrote:
> On Thu, Sep 17, 2020 at 02:07:23PM +0300, Maxim Levitsky wrote:
> > MSR reads/writes should always access the L1 state, since the (nested)
> > hypervisor should intercept all the msrs it wants to adjust, and these
> > that it doesn't should be read by the guest as if the host had read it.
> > 
> > However IA32_TSC is an exception.Even when not intercepted, guest still
> 
> Missing a space after the period.
Fixed
> 
> > reads the value + TSC offset.
> > The write however does not take any TSC offset in the account.
> 
> s/in the/into
Fixed.
> 
> > This is documented in Intel's PRM and seems also to happen on AMD as well.
> 
> Ideally we'd get confirmation from AMD that this is the correct behavior.
It would be great. This isn't a blocker for this patch however since I didn't
change the current emulation behavier which already assumes this.
Also we don't really trap TSC reads, so this code isn't really executed.

(I haven't checked what corner cases when we do this. It can happen in theory,
if MSR read is done from the emulator or something like that).

> 
> > This creates a problem when userspace wants to read the IA32_TSC value and then
> > write it. (e.g for migration)
> > 
> > In this case it reads L2 value but write is interpreted as an L1 value.
> 
> It _may_ read the L2 value, e.g. it's not going to read the L2 value if L1
> is active.

I didn't thought about this this way. I guess I always thought that L2 is,
L2 if L2 is running, otherwise L1, but now I understand what you mean,
and I agree.

> 
> > To fix this make the userspace initiated reads of IA32_TSC return L1 value
> > as well.
> > 
> > Huge thanks to Dave Gilbert for helping me understand this very confusing
> > semantic of MSR writes.
> > 
> > Signed-off-by: Maxim Levitsky <mlevitsk@...hat.com>
> > ---
> >  arch/x86/kvm/x86.c | 19 ++++++++++++++++++-
> >  1 file changed, 18 insertions(+), 1 deletion(-)
> > 
> > diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c
> > index 17f4995e80a7e..d10d5c6add359 100644
> > --- a/arch/x86/kvm/x86.c
> > +++ b/arch/x86/kvm/x86.c
> > @@ -2025,6 +2025,11 @@ u64 kvm_read_l1_tsc(struct kvm_vcpu *vcpu, u64 host_tsc)
> >  }
> >  EXPORT_SYMBOL_GPL(kvm_read_l1_tsc);
> >  
> > +static u64 kvm_read_l2_tsc(struct kvm_vcpu *vcpu, u64 host_tsc)
> 
> This is definitely not L2 specific.  I would vote to just omit the helper so
> that we don't need to come up with a name that is correct across the board,
> e.g. "raw" is also not quite correct.
Yes, now I see this.

> 
> An alternative would be to do:
> 
> 	u64 tsc_offset = msr_info->host_initiated ? vcpu->arch.l1_tsc_offset :
> 						    vcpu->arch.tsc_offset;
> 
> 	msr_info->data = kvm_scale_tsc(vcpu, rdtsc()) + tsc_offset;
> 
> Which I kind of like because the behavioral difference is a bit more obvious.
Yep did that. The onl minor downside is that I need a C scope in the switch block.
I can add kvm_read_tsc but I think that this is not worth it.

> 
> > +{
> > +	return vcpu->arch.tsc_offset + kvm_scale_tsc(vcpu, host_tsc);
> > +}
> > +
> >  static void kvm_vcpu_write_tsc_offset(struct kvm_vcpu *vcpu, u64 offset)
> >  {
> >  	vcpu->arch.l1_tsc_offset = offset;
> > @@ -3220,7 +3225,19 @@ int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info)
> >  		msr_info->data = vcpu->arch.msr_ia32_power_ctl;
> >  		break;
> >  	case MSR_IA32_TSC:
> > -		msr_info->data = kvm_scale_tsc(vcpu, rdtsc()) + vcpu->arch.tsc_offset;
> > +		/*
> > +		 * Intel PRM states that MSR_IA32_TSC read adds the TSC offset
> > +		 * even when not intercepted. AMD manual doesn't define this
> > +		 * but appears to behave the same
> > +		 *
> > +		 * However when userspace wants to read this MSR, return its
> > +		 * real L1 value so that its restore will be correct
> > +		 *
> 
> Extra line is unnecessary.
This is a bit of my OCD :-) I don't mind to remove it.
> 
> > +		 */
> > +		if (msr_info->host_initiated)
> > +			msr_info->data = kvm_read_l1_tsc(vcpu, rdtsc());
> > +		else
> > +			msr_info->data = kvm_read_l2_tsc(vcpu, rdtsc());
> >  		break;
> >  	case MSR_MTRRcap:
> >  	case 0x200 ... 0x2ff:
> > -- 
> > 2.26.2
> > 

Thanks for the review, the V2 is on the way.
Best regards,
	Maxim Levitsky