[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20200923121347.25365-1-suravee.suthikulpanit@amd.com>
Date: Wed, 23 Sep 2020 12:13:44 +0000
From: Suravee Suthikulpanit <suravee.suthikulpanit@....com>
To: linux-kernel@...r.kernel.org, iommu@...ts.linux-foundation.org
Cc: joro@...tes.org, Jon.Grimm@....com, brijesh.singh@....com,
Suravee Suthikulpanit <suravee.suthikulpanit@....com>
Subject: [PATCH v2 0/3] amd : iommu : Initial IOMMU support for SNP
Introducing support for AMD Secure Nested Paging (SNP) with IOMMU,
which mainly affects the use of IOMMU Exclusion Base and Range Limit
registers. Note that these registers are no longer used by Linux IOMMU
driver. Patch 2 and 3 are SNP-specific, and discuss detail of
the implementation.
In order to support SNP, the current Completion Wait Write-back logic
is modified (patch 1/4). This change is independent from SNP.
Please see the following white paper for more info on SNP:
https://www.amd.com/system/files/TechDocs/SEV-SNP-strengthening-vm-isolation-with-integrity-protection-and-more.pdf
Changes from V1: (https://lkml.org/lkml/2020/9/16/455)
- Patch 2/3: Fix up per Joerg's comments
Thank you,
Suravee
Suravee Suthikulpanit (3):
iommu: amd: Use 4K page for completion wait write-back semaphore
iommu: amd: Add support for RMP_PAGE_FAULT and RMP_HW_ERR
iommu: amd: Re-purpose Exclusion range registers to support SNP CWWB
drivers/iommu/amd/amd_iommu_types.h | 6 +-
drivers/iommu/amd/init.c | 44 ++++++++++++++
drivers/iommu/amd/iommu.c | 90 +++++++++++++++++++++++++----
3 files changed, 127 insertions(+), 13 deletions(-)
--
2.17.1
Powered by blists - more mailing lists