| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 29 Sep 2020 14:39:17 +0100
From: Leo Yan <leo.yan@...aro.org>
To: Arnaldo Carvalho de Melo <acme@...nel.org>,
Peter Zijlstra <peterz@...radead.org>,
Ingo Molnar <mingo@...hat.com>,
Mark Rutland <mark.rutland@....com>,
Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
Jiri Olsa <jolsa@...hat.com>,
Namhyung Kim <namhyung@...nel.org>,
Wei Li <liwei391@...wei.com>,
James Clark <james.clark@....com>,
Andre Przywara <andre.przywara@....com>,
Dave Martin <Dave.Martin@....com>,
linux-kernel@...r.kernel.org, Al Grant <Al.Grant@....com>
Cc: Leo Yan <leo.yan@...aro.org>
Subject: [PATCH v2 14/14] perf arm-spe: Add support for ARMv8.3-SPE
From: Wei Li <liwei391@...wei.com>
This patch is to support Armv8.3 extension for SPE, it adds alignment
field in the Events packet and it supports the Scalable Vector Extension
(SVE) for Operation packet and Events packet with two additions:
- The vector length for SVE operations in the Operation Type packet;
- The incomplete predicate and empty predicate fields in the Events
packet.
Signed-off-by: Wei Li <liwei391@...wei.com>
Signed-off-by: Leo Yan <leo.yan@...aro.org>
---
.../arm-spe-decoder/arm-spe-pkt-decoder.c | 84 ++++++++++++++++++-
.../arm-spe-decoder/arm-spe-pkt-decoder.h | 6 ++
2 files changed, 87 insertions(+), 3 deletions(-)
diff --git a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c
index 05a4c74399d7..3ec381fddfcb 100644
--- a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c
+++ b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.c
@@ -342,14 +342,73 @@ int arm_spe_pkt_desc(const struct arm_spe_pkt *packet, char *buf,
return ret;
}
}
+ if (idx > 2) {
+ if (payload & SPE_EVT_PKT_ALIGNMENT) {
+ ret = snprintf(buf, buf_len, " ALIGNMENT");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
+ if (payload & SPE_EVT_PKT_SVE_PARTIAL_PREDICATE) {
+ ret = snprintf(buf, buf_len, " SVE-PARTIAL-PRED");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
+ if (payload & SPE_EVT_PKT_SVE_EMPTY_PREDICATE) {
+ ret = snprintf(buf, buf_len, " SVE-EMPTY-PRED");
+ if (ret < 0)
+ return ret;
+ buf += ret;
+ blen -= ret;
+ }
+ }
+
return buf_len - blen;
case ARM_SPE_OP_TYPE:
switch (idx) {
case SPE_OP_PKT_HDR_CLASS_OTHER:
- return arm_spe_pkt_snprintf(&buf, &blen,
- payload & SPE_OP_PKT_OTHER_SUBCLASS_COND ?
- "COND-SELECT" : "INSN-OTHER");
+ if ((payload & SPE_OP_PKT_OTHER_SVE_SUBCLASS_MASK) ==
+ SPE_OP_PKT_OTHER_SUBCLASS_SVG_OP) {
+
+ ret = arm_spe_pkt_snprintf(&buf, &blen, "SVE-OTHER");
+ if (ret < 0)
+ return ret;
+
+ /* Effective vector length: step is 32 bits */
+ ret = arm_spe_pkt_snprintf(&buf, &blen, " EVLEN %d",
+ 32 << ((payload & SPE_OP_PKT_SVE_EVL_MASK) >>
+ SPE_OP_PKT_SVE_EVL_SHIFT));
+ if (ret < 0)
+ return ret;
+
+ if (payload & SPE_OP_PKT_SVE_FP) {
+ ret = arm_spe_pkt_snprintf(&buf, &blen, " FP");
+ if (ret < 0)
+ return ret;
+ }
+ if (payload & SPE_OP_PKT_SVE_PRED) {
+ ret = arm_spe_pkt_snprintf(&buf, &blen, " PRED");
+ if (ret < 0)
+ return ret;
+ }
+ } else {
+ ret = arm_spe_pkt_snprintf(&buf, &blen, "OTHER");
+ if (ret < 0)
+ return ret;
+
+ ret = arm_spe_pkt_snprintf(&buf, &blen, " %s",
+ payload & SPE_OP_PKT_OTHER_SUBCLASS_COND ?
+ "COND-SELECT" : "UNCOND");
+ if (ret < 0)
+ return ret;
+ }
+
+ return buf_len - blen;
+
case SPE_OP_PKT_HDR_CLASS_LD_ST_ATOMIC:
ret = arm_spe_pkt_snprintf(&buf, &blen,
payload & SPE_OP_PKT_LDST ?
@@ -394,6 +453,25 @@ int arm_spe_pkt_desc(const struct arm_spe_pkt *packet, char *buf,
ret = arm_spe_pkt_snprintf(&buf, &blen, " NV-SYSREG");
if (ret < 0)
return ret;
+ } else if ((payload & SPE_OP_PKT_LDST_SUBCLASS_SVE_MASK) ==
+ SPE_OP_PKT_LDST_SUBCLASS_SVE) {
+ /* Effective vector length: step is 32 bits */
+ ret = arm_spe_pkt_snprintf(&buf, &blen, " EVLEN %d",
+ 32 << ((payload & SPE_OP_PKT_SVE_EVL_MASK) >>
+ SPE_OP_PKT_SVE_EVL_SHIFT));
+ if (ret < 0)
+ return ret;
+
+ if (payload & SPE_OP_PKT_SVE_PRED) {
+ ret = arm_spe_pkt_snprintf(&buf, &blen, " PRED");
+ if (ret < 0)
+ return ret;
+ }
+ if (payload & SPE_OP_PKT_SVE_SG) {
+ ret = arm_spe_pkt_snprintf(&buf, &blen, " SG");
+ if (ret < 0)
+ return ret;
+ }
}
return buf_len - blen;
diff --git a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h
index 1847cad517db..80266bfebec2 100644
--- a/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h
+++ b/tools/perf/util/arm-spe-decoder/arm-spe-pkt-decoder.h
@@ -147,6 +147,12 @@ struct arm_spe_pkt {
#define SPE_OP_PKT_LDST_SUBCLASS_SVE_MASK (GENMASK_ULL(3, 3) | GENMASK_ULL(1, 1))
#define SPE_OP_PKT_LDST_SUBCLASS_SVE (0x8)
+#define SPE_OP_PKT_SVE_SG BIT(7)
+#define SPE_OP_PKT_SVE_EVL_MASK GENMASK_ULL(6, 4)
+#define SPE_OP_PKT_SVE_EVL_SHIFT (4)
+#define SPE_OP_PKT_SVE_PRED BIT(2)
+#define SPE_OP_PKT_SVE_FP BIT(1)
+
#define SPE_OP_PKT_AR BIT(4)
#define SPE_OP_PKT_EXCL BIT(3)
#define SPE_OP_PKT_AT BIT(2)
--
2.20.1
Powered by blists - more mailing lists