[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20201005082806.28899-5-chiawei_wang@aspeedtech.com>
Date: Mon, 5 Oct 2020 16:28:05 +0800
From: "Chia-Wei, Wang" <chiawei_wang@...eedtech.com>
To: <lee.jones@...aro.org>, <robh+dt@...nel.org>, <joel@....id.au>,
<andrew@...id.au>, <minyard@....org>, <arnd@...db.de>,
<gregkh@...uxfoundation.org>, <linus.walleij@...aro.org>,
<haiyue.wang@...ux.intel.com>, <cyrilbur@...il.com>,
<rlippert@...gle.com>, <linux-arm-kernel@...ts.infradead.org>,
<linux-aspeed@...ts.ozlabs.org>, <linux-kernel@...r.kernel.org>,
<openbmc@...ts.ozlabs.org>, <linux-gpio@...r.kernel.org>
CC: <ryan_chen@...eedtech.com>
Subject: [PATCH v2 4/5] pinctrl: aspeed-g5: Fix LPC register offsets
The LPC register offsets are fixed to adapt to the LPC DTS change,
where the LPC partitioning is removed.
Signed-off-by: Chia-Wei, Wang <chiawei_wang@...eedtech.com>
---
drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c b/drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c
index 0cab4c2576e2..98e62333fa54 100644
--- a/drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c
+++ b/drivers/pinctrl/aspeed/pinctrl-aspeed-g5.c
@@ -60,7 +60,7 @@
#define COND2 { ASPEED_IP_SCU, SCU94, GENMASK(1, 0), 0, 0 }
/* LHCR0 is offset from the end of the H8S/2168-compatible registers */
-#define LHCR0 0x20
+#define LHCR0 0xa0
#define GFX064 0x64
#define B14 0
--
2.17.1
Powered by blists - more mailing lists