lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20201006224702.12697-1-david.e.box@linux.intel.com>
Date:   Tue,  6 Oct 2020 15:46:59 -0700
From:   "David E. Box" <david.e.box@...ux.intel.com>
To:     dvhart@...radead.org, andy@...radead.org, gayatri.kammela@...el.com
Cc:     "David E. Box" <david.e.box@...ux.intel.com>,
        platform-driver-x86@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: [PATCH 0/3] Tiger Lake PMC core driver fixes

This patch set adds several critical fixes for intel_pmc_core driver.

Patch 1: Uses descriptive register names for the TigerLake low power
	 mode registers. Not critical, but was requested in review of
	 Patch 2.

Patch 2: Fixes the register mapping to the correct IPs in the power
	 gating status register for TigerLake.

Patch 3: Fixes the slps0 residency multiplier to use the correct, platform
	 specific values.

David E. Box (1):
  platform/x86: pmc_core: Use descriptive names for LPM registers

Gayatri Kammela (2):
  platform/x86: intel_pmc_core: Fix TigerLake power gating status map
  platform/x86: intel_pmc_core: Fix the slp_s0 counter displayed value

 drivers/platform/x86/intel_pmc_core.c | 82 ++++++++++++++-------------
 drivers/platform/x86/intel_pmc_core.h |  5 +-
 2 files changed, 47 insertions(+), 40 deletions(-)

-- 
2.20.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ