[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20201006212502.GA2866970@bogus>
Date: Tue, 6 Oct 2020 16:25:02 -0500
From: Rob Herring <robh@...nel.org>
To: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
Cc: linux-pci@...r.kernel.org, devicetree@...r.kernel.org,
linux-gpio@...r.kernel.org, bgolaszewski@...libre.com,
linus.walleij@...aro.org, linux-kernel@...r.kernel.org,
bhelgaas@...gle.com
Subject: Re: [RFC PATCH 2/3] dt-bindings: gpio: Add binding documentation for
Etron EJ168/EJ188/EJ198
On Sun, Oct 04, 2020 at 06:29:07PM +0200, Martin Blumenstingl wrote:
> Etron EJ168/EJ188/EJ198 are USB xHCI host controllers which embed a GPIO
> controller.
>
> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@...glemail.com>
> ---
> .../devicetree/bindings/gpio/etron,ej1x8.yaml | 48 +++++++++++++++++++
> 1 file changed, 48 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/gpio/etron,ej1x8.yaml
>
> diff --git a/Documentation/devicetree/bindings/gpio/etron,ej1x8.yaml b/Documentation/devicetree/bindings/gpio/etron,ej1x8.yaml
> new file mode 100644
> index 000000000000..fa554045bdb5
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/gpio/etron,ej1x8.yaml
> @@ -0,0 +1,48 @@
> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/gpio/etron,ej1x8.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: GPIO controller embedded into the EJ168/EJ188/EJ198 xHCI controllers
> +
> +maintainers:
> + - Martin Blumenstingl <martin.blumenstingl@...glemail.com>
> +
> +properties:
> + compatible:
> + enum:
> + - pci1b6f,7023
> + - pci1b6f,7052
> +
> + reg:
> + maxItems: 1
> +
> + "#gpio-cells":
> + const: 2
> +
> + gpio-controller: true
> +
> +required:
> + - compatible
> + - reg
> + - "#gpio-cells"
> + - gpio-controller
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + pcie {
> + #address-cells = <3>;
> + #size-cells = <2>;
> +
> + gpio@0,0,0 {
> + compatible = "pci1b6f,7023";
> + reg = <0x0 0x0 0x0 0x0 0x1000>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + };
How would this look if you needed to describe the XHCI controller?
That's another PCI function?
> + };
> +
> +...
> --
> 2.28.0
>
Powered by blists - more mailing lists