lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAFBinCBtHANer=kN70CVgcseB0g5QauNSN+mv0gjSFPk_HOmQg@mail.gmail.com>
Date:   Wed, 7 Oct 2020 21:57:00 +0200
From:   Martin Blumenstingl <martin.blumenstingl@...glemail.com>
To:     Rob Herring <robh@...nel.org>
Cc:     linux-pci@...r.kernel.org, devicetree@...r.kernel.org,
        linux-gpio@...r.kernel.org, bgolaszewski@...libre.com,
        linus.walleij@...aro.org, linux-kernel@...r.kernel.org,
        bhelgaas@...gle.com
Subject: Re: [RFC PATCH 2/3] dt-bindings: gpio: Add binding documentation for
 Etron EJ168/EJ188/EJ198

Hi Rob,

On Tue, Oct 6, 2020 at 11:25 PM Rob Herring <robh@...nel.org> wrote:
[...]
> > +examples:
> > +  - |
> > +      pcie {
> > +        #address-cells = <3>;
> > +        #size-cells = <2>;
> > +
> > +        gpio@0,0,0 {
> > +          compatible = "pci1b6f,7023";
> > +          reg = <0x0 0x0 0x0 0x0 0x1000>;
> > +          gpio-controller;
> > +          #gpio-cells = <2>;
> > +        };
>
> How would this look if you needed to describe the XHCI controller?
> That's another PCI function?
unfortunately I have no documentation about this
the "reference driver" is poking the PCI config space registers of the
xHCI controller - without any dedicated function for this


Best regards,
Martin

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ