[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20201007081410.jk5fi6x5w3ab3726@pengutronix.de>
Date: Wed, 7 Oct 2020 10:14:10 +0200
From: Marco Felsch <m.felsch@...gutronix.de>
To: Florian Fainelli <f.fainelli@...il.com>
Cc: Marek Vasut <marex@...x.de>,
Oleksij Rempel <o.rempel@...gutronix.de>,
Andrew Lunn <andrew@...n.ch>, netdev@...r.kernel.org,
Russell King <linux@...linux.org.uk>,
linux-kernel@...r.kernel.org, mkl@...gutronix.de,
kernel@...gutronix.de, David Jander <david@...tonic.nl>
Subject: Re: PHY reset question
Hi Marek,
On 20-10-06 14:11, Florian Fainelli wrote:
> On 10/6/2020 1:24 PM, Marek Vasut wrote:
...
> > If this happens on MX6 with FEC, can you please try these two patches?
> >
> > https://patchwork.ozlabs.org/project/netdev/patch/20201006135253.97395-1-marex@denx.de/
> >
> > https://patchwork.ozlabs.org/project/netdev/patch/20201006202029.254212-1-marex@denx.de/
>
> Your patches are not scaling across multiple Ethernet MAC drivers
> unfortunately, so I am not sure this should be even remotely considered a
> viable solution.
Recently I added clk support for the smcs driver [1] and dropped the
PHY_RST_AFTER_CLK_EN flag for LAN8710/20 devices because I had the same
issues. Hope this will help you too.
[1] https://www.spinics.net/lists/netdev/msg682080.html
Regards,
Marco
Powered by blists - more mailing lists