[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAHp75VeT4NwaZ851FHqpdFH=JeTwteVJdUPemHBtMJS-s_R15Q@mail.gmail.com>
Date: Wed, 7 Oct 2020 15:12:41 +0300
From: Andy Shevchenko <andy.shevchenko@...il.com>
To: "David E. Box" <david.e.box@...ux.intel.com>,
Mark Gross <mgross@...ux.intel.com>,
Hans de Goede <hdegoede@...hat.com>
Cc: Andy Shevchenko <andy@...radead.org>,
Gayatri Kammela <gayatri.kammela@...el.com>,
Platform Driver <platform-driver-x86@...r.kernel.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 0/3] Tiger Lake PMC core driver fixes
On Wed, Oct 7, 2020 at 1:47 AM David E. Box <david.e.box@...ux.intel.com> wrote:
>
> This patch set adds several critical fixes for intel_pmc_core driver.
>
> Patch 1: Uses descriptive register names for the TigerLake low power
> mode registers. Not critical, but was requested in review of
> Patch 2.
>
> Patch 2: Fixes the register mapping to the correct IPs in the power
> gating status register for TigerLake.
>
> Patch 3: Fixes the slps0 residency multiplier to use the correct, platform
> specific values.
Hans, Mark, this series has been internally reviewed and tested on
affected hardware, I think it's ready to go for v5.10.
Reviewed-by: Andy Shevchenko <andy.shevchenko@...il.com>
David, I'm not a maintainer anymore here.
>
> David E. Box (1):
> platform/x86: pmc_core: Use descriptive names for LPM registers
>
> Gayatri Kammela (2):
> platform/x86: intel_pmc_core: Fix TigerLake power gating status map
> platform/x86: intel_pmc_core: Fix the slp_s0 counter displayed value
>
> drivers/platform/x86/intel_pmc_core.c | 82 ++++++++++++++-------------
> drivers/platform/x86/intel_pmc_core.h | 5 +-
> 2 files changed, 47 insertions(+), 40 deletions(-)
>
> --
> 2.20.1
>
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists