[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <AM6PR04MB496609987D66264026D49DAE80010@AM6PR04MB4966.eurprd04.prod.outlook.com>
Date: Sun, 18 Oct 2020 04:50:11 +0000
From: Aisheng Dong <aisheng.dong@....com>
To: "Franck Lenormand (OSS)" <franck.lenormand@....nxp.com>,
"shawnguo@...nel.org" <shawnguo@...nel.org>,
"s.hauer@...gutronix.de" <s.hauer@...gutronix.de>,
"festevam@...il.com" <festevam@...il.com>
CC: "kernel@...gutronix.de" <kernel@...gutronix.de>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
dl-linux-imx <linux-imx@....com>, Abel Vesa <abel.vesa@....com>,
Anson Huang <anson.huang@....com>,
"linux@...pel-privat.de" <linux@...pel-privat.de>,
Leonard Crestez <leonard.crestez@....com>,
Daniel Baluta <daniel.baluta@....com>,
Joakim Zhang <qiangqing.zhang@....com>,
Peng Fan <peng.fan@....com>
Subject: RE: [PATCH v2 3/5] dt-bindings: firmware: imx-scu: Add SECVIO
resource
> From: Franck Lenormand (OSS) <franck.lenormand@....nxp.com>
> Sent: Tuesday, July 21, 2020 11:21 PM
>
> The SNVS can trigger interruption when detecting a SECurity VIOlation.
> This patch adds the definition of the resource.
>
Not sure if the uppercase of 'SECurity VIOlation' is intended because it looks strange.
Otherwise, I'm okay with this patch.
Regards
Aisheng
> Signed-off-by: Franck LENORMAND <franck.lenormand@....nxp.com>
> ---
> include/dt-bindings/firmware/imx/rsrc.h | 3 ++-
> 1 file changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/include/dt-bindings/firmware/imx/rsrc.h
> b/include/dt-bindings/firmware/imx/rsrc.h
> index 54278d5..fe5f25f 100644
> --- a/include/dt-bindings/firmware/imx/rsrc.h
> +++ b/include/dt-bindings/firmware/imx/rsrc.h
> @@ -1,7 +1,7 @@
> /* SPDX-License-Identifier: GPL-2.0+ */
> /*
> * Copyright (C) 2016 Freescale Semiconductor, Inc.
> - * Copyright 2017-2018 NXP
> + * Copyright 2017-2018, 2020 NXP
> */
>
> #ifndef __DT_BINDINGS_RSCRC_IMX_H
> @@ -50,6 +50,7 @@
> #define IMX_SC_R_DC_1_BLIT2 38
> #define IMX_SC_R_DC_1_BLIT_OUT 39
> #define IMX_SC_R_DC_1_WARP 42
> +#define IMX_SC_R_SECVIO 44
> #define IMX_SC_R_DC_1_VIDEO0 45
> #define IMX_SC_R_DC_1_VIDEO1 46
> #define IMX_SC_R_DC_1_FRAC0 47
> --
> 2.7.4
Powered by blists - more mailing lists