lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <20201031113500.614049175@linuxfoundation.org> Date: Sat, 31 Oct 2020 12:35:55 +0100 From: Greg Kroah-Hartman <gregkh@...uxfoundation.org> To: linux-kernel@...r.kernel.org Cc: Greg Kroah-Hartman <gregkh@...uxfoundation.org>, stable@...r.kernel.org, Randy Dunlap <rdunlap@...radead.org>, Bjorn Helgaas <bhelgaas@...gle.com>, Andy Shevchenko <andy.shevchenko@...il.com>, Jesse Barnes <jsbarnes@...gle.com>, Thomas Gleixner <tglx@...utronix.de>, Jacob Pan <jacob.jun.pan@...ux.intel.com>, Len Brown <lenb@...nel.org>, Arjan van de Ven <arjan@...ux.intel.com> Subject: [PATCH 5.8 23/70] x86/PCI: Fix intel_mid_pci.c build error when ACPI is not enabled From: Randy Dunlap <rdunlap@...radead.org> commit 035fff1f7aab43e420e0098f0854470a5286fb83 upstream. Fix build error when CONFIG_ACPI is not set/enabled by adding the header file <asm/acpi.h> which contains a stub for the function in the build error. ../arch/x86/pci/intel_mid_pci.c: In function ‘intel_mid_pci_init’: ../arch/x86/pci/intel_mid_pci.c:303:2: error: implicit declaration of function ‘acpi_noirq_set’; did you mean ‘acpi_irq_get’? [-Werror=implicit-function-declaration] acpi_noirq_set(); Fixes: a912a7584ec3 ("x86/platform/intel-mid: Move PCI initialization to arch_init()") Link: https://lore.kernel.org/r/ea903917-e51b-4cc9-2680-bc1e36efa026@infradead.org Signed-off-by: Randy Dunlap <rdunlap@...radead.org> Signed-off-by: Bjorn Helgaas <bhelgaas@...gle.com> Reviewed-by: Andy Shevchenko <andy.shevchenko@...il.com> Reviewed-by: Jesse Barnes <jsbarnes@...gle.com> Acked-by: Thomas Gleixner <tglx@...utronix.de> Cc: stable@...r.kernel.org # v4.16+ Cc: Jacob Pan <jacob.jun.pan@...ux.intel.com> Cc: Len Brown <lenb@...nel.org> Cc: Jesse Barnes <jsbarnes@...gle.com> Cc: Arjan van de Ven <arjan@...ux.intel.com> Signed-off-by: Greg Kroah-Hartman <gregkh@...uxfoundation.org> --- arch/x86/pci/intel_mid_pci.c | 1 + 1 file changed, 1 insertion(+) --- a/arch/x86/pci/intel_mid_pci.c +++ b/arch/x86/pci/intel_mid_pci.c @@ -33,6 +33,7 @@ #include <asm/hw_irq.h> #include <asm/io_apic.h> #include <asm/intel-mid.h> +#include <asm/acpi.h> #define PCIE_CAP_OFFSET 0x100
Powered by blists - more mailing lists