lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 5 Nov 2020 07:08:03 +0800 From: Coiby Xu <coiby.xu@...il.com> To: Andy Shevchenko <andy.shevchenko@...il.com> Cc: Linus Walleij <linus.walleij@...aro.org>, Hans de Goede <hdegoede@...hat.com>, "open list:PIN CONTROL SUBSYSTEM" <linux-gpio@...r.kernel.org>, open list <linux-kernel@...r.kernel.org> Subject: Re: [PATCH 1/4] pinctrl: amd: fix incorrect way to disable debounce filter On Wed, Nov 04, 2020 at 10:38:32PM +0200, Andy Shevchenko wrote: >On Wed, Nov 4, 2020 at 6:05 PM Coiby Xu <coiby.xu@...il.com> wrote: >> >> The correct way to disable debounce filter is to clear bit 5 and 6 >> of the register. >> >> Cc: Hans de Goede <hdegoede@...hat.com> > >> Message-ID: <df2c008b-e7b5-4fdd-42ea-4d1c62b52139@...hat.com> > >Can you use a Link tag with proper lore.kernel.org URL? > Thank you for the suggestion. Applied in v2. >-- >With Best Regards, >Andy Shevchenko -- Best regards, Coiby
Powered by blists - more mailing lists