| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20201105193512.22388-1-michael@walle.cc>
Date: Thu, 5 Nov 2020 20:35:07 +0100
From: Michael Walle <michael@...le.cc>
To: linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org
Cc: Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Shawn Guo <shawnguo@...nel.org>, Li Yang <leoyang.li@....com>,
Michael Walle <michael@...le.cc>
Subject: [PATCH v2 0/5] clk: add fsl-flexspi driver
On Layerscape SoCs which feature the FlexSPI controller there is
a single register which can control the divider value. The base
frequency is the platform PLL.
Right now the LS1028A and the LX2160A aren't able to switch the
SCK frequency on the FlexSPI interface. Add a new clock driver
which operate on said register.
Michael Walle (5):
clk: divider: add devm_clk_hw_register_divider_table()
dt-bindings: clock: document the fsl-flexspi-clk driver
clk: fsl-flexspi: new driver
arm64: dts: ls1028a: fix FlexSPI clock
arm64: dts: lx2160a: fix FlexSPI clock
.../bindings/clock/fsl,flexspi-clock.yaml | 55 +++++++++
.../arm64/boot/dts/freescale/fsl-ls1028a.dtsi | 15 ++-
.../arm64/boot/dts/freescale/fsl-lx2160a.dtsi | 15 ++-
drivers/clk/Kconfig | 8 ++
drivers/clk/Makefile | 1 +
drivers/clk/clk-divider.c | 34 ++++++
drivers/clk/clk-fsl-flexspi.c | 106 ++++++++++++++++++
include/linux/clk-provider.h | 27 +++++
8 files changed, 257 insertions(+), 4 deletions(-)
create mode 100644 Documentation/devicetree/bindings/clock/fsl,flexspi-clock.yaml
create mode 100644 drivers/clk/clk-fsl-flexspi.c
--
2.20.1
Powered by blists - more mailing lists