lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <fdc3f436-3d06-4e3d-fc51-f484fc58f0e5@st.com>
Date:   Mon, 9 Nov 2020 11:07:16 +0100
From:   Alexandre Torgue <alexandre.torgue@...com>
To:     Fabrice Gasnier <fabrice.gasnier@...com>
CC:     <vilhelm.gray@...il.com>, <arnd@...db.de>, <linux@...linux.org.uk>,
        <linux-stm32@...md-mailman.stormreply.com>,
        <linux-arm-kernel@...ts.infradead.org>,
        <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] ARM: multi_v7_defconfig: enable counter subsystem and
 stm32 counter drivers

Hi fabrice

On 10/16/20 10:00 AM, Fabrice Gasnier wrote:
> This enables the counter subsystem and drivers for the stm32 timer and LP
> timer.
> 
> Signed-off-by: Fabrice Gasnier <fabrice.gasnier@...com>
> ---
>   arch/arm/configs/multi_v7_defconfig | 3 +++
>   1 file changed, 3 insertions(+)
> 
> diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig
> index e9e76e3..f052db3 100644
> --- a/arch/arm/configs/multi_v7_defconfig
> +++ b/arch/arm/configs/multi_v7_defconfig
> @@ -1092,6 +1092,9 @@ CONFIG_FSI_MASTER_ASPEED=m
>   CONFIG_FSI_SCOM=m
>   CONFIG_FSI_SBEFIFO=m
>   CONFIG_FSI_OCC=m
> +CONFIG_COUNTER=m
> +CONFIG_STM32_TIMER_CNT=m
> +CONFIG_STM32_LPTIMER_CNT=m
>   CONFIG_EXT4_FS=y
>   CONFIG_AUTOFS4_FS=y
>   CONFIG_MSDOS_FS=y
> 

Applied on stm32-next.

Thanks.
Alex

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ