lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Tue, 10 Nov 2020 18:39:11 +0100
From:   Thierry Reding <thierry.reding@...il.com>
To:     Marc Zyngier <maz@...nel.org>
Cc:     devicetree@...r.kernel.org, linux-tegra@...r.kernel.org,
        linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
        Jonathan Hunter <jonathanh@...dia.com>,
        Nagarjuna Kristam <nkristam@...dia.com>,
        Sowjanya Komatineni <skomatineni@...dia.com>,
        kernel-team@...roid.com
Subject: Re: [PATCH] arm64: tegra: Fix GIC400 missing GICH/GICV register
 regions

On Mon, Oct 05, 2020 at 02:32:56PM +0100, Marc Zyngier wrote:
> GIC400 has full support for virtualization, and yet the tegra186
> DT doesn't expose the GICH/GICV regions (despite exposing the
> maintenance interrupt that only makes sense for virtualization).
> 
> Add the missing regions, based on the hunch that the HW doesn't
> use the CPU build-in interfaces, but instead the external ones
> provided by the GIC. KVM's virtual GIC now works with this change.
> 
> Signed-off-by: Marc Zyngier <maz@...nel.org>
> ---
>  arch/arm64/boot/dts/nvidia/tegra186.dtsi | 4 +++-
>  1 file changed, 3 insertions(+), 1 deletion(-)

Applied, thanks.

Thierry

Download attachment "signature.asc" of type "application/pgp-signature" (834 bytes)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ