[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1605012309-24812-12-git-send-email-anshuman.khandual@arm.com>
Date: Tue, 10 Nov 2020 18:15:09 +0530
From: Anshuman Khandual <anshuman.khandual@....com>
To: linux-arm-kernel@...ts.infradead.org, coresight@...ts.linaro.org
Cc: linux-kernel@...r.kernel.org, suzuki.poulose@....com,
mathieu.poirier@...aro.org, mike.leach@...aro.org,
Anshuman Khandual <anshuman.khandual@....com>
Subject: [RFC 11/11] dts: bindings: Document device tree binding for Arm TRBE
This patch documents the device tree binding in use for Arm TRBE.
Signed-off-by: Anshuman Khandual <anshuman.khandual@....com>
---
Documentation/devicetree/bindings/arm/trbe.txt | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
create mode 100644 Documentation/devicetree/bindings/arm/trbe.txt
diff --git a/Documentation/devicetree/bindings/arm/trbe.txt b/Documentation/devicetree/bindings/arm/trbe.txt
new file mode 100644
index 0000000..4bb5b09
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/trbe.txt
@@ -0,0 +1,20 @@
+* Trace Buffer Extension (TRBE)
+
+Trace Buffer Extension (TRBE) is used for collecting trace data generated
+from a corresponding trace unit (ETE) using an in memory trace buffer.
+
+** TRBE Required properties:
+
+- compatible : should be one of:
+ "arm,arm-trbe"
+
+- interrupts : Exactly 1 PPI must be listed. For heterogeneous systems where
+ TRBE is only supported on a subset of the CPUs, please consult
+ the arm,gic-v3 binding for details on describing a PPI partition.
+
+** Example:
+
+trbe {
+ compatible = "arm,arm-trbe";
+ interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>;
+};
--
2.7.4
Powered by blists - more mailing lists