[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date: Wed, 11 Nov 2020 01:53:16 +0000
From: "Sia, Jee Heng" <jee.heng.sia@...el.com>
To: Vinod Koul <vkoul@...nel.org>
CC: "Eugeniy.Paltsev@...opsys.com" <Eugeniy.Paltsev@...opsys.com>,
"andriy.shevchenko@...ux.intel.com"
<andriy.shevchenko@...ux.intel.com>,
"dmaengine@...r.kernel.org" <dmaengine@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: RE: [PATCH v2 12/15] dmaengine: dw-axi-dmac: Add Intel KeemBay DMA
register fields
> -----Original Message-----
> From: Vinod Koul <vkoul@...nel.org>
> Sent: 09 November 2020 5:57 PM
> To: Sia, Jee Heng <jee.heng.sia@...el.com>
> Cc: Eugeniy.Paltsev@...opsys.com; andriy.shevchenko@...ux.intel.com;
> dmaengine@...r.kernel.org; linux-kernel@...r.kernel.org
> Subject: Re: [PATCH v2 12/15] dmaengine: dw-axi-dmac: Add Intel KeemBay
> DMA register fields
>
> On 27-10-20, 14:38, Sia Jee Heng wrote:
> > Add support for Intel KeemBay DMA registers. These registers are
> > required to run data transfer between device to memory and memory to
> > device on Intel KeemBay SoC.
>
> Again this should come first, you need to add all the bits required to support this
> soc and then add compatible..
[>>] Noted. Meaning that this patch should be 11th and the compatible patch is 12th. Will change this order in v3.
>
> --
> ~Vinod
Powered by blists - more mailing lists