[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CACPK8Xehikj3ztsez-X-54MhacLKB-1xCnExWt49ELYfjTzecQ@mail.gmail.com>
Date: Wed, 11 Nov 2020 23:28:02 +0000
From: Joel Stanley <joel@....id.au>
To: Supreeth Venkatesh <supreeth.venkatesh@....com>
Cc: Konstantin Aladyshev <aladyshev22@...il.com>,
Rob Herring <robh+dt@...nel.org>,
Andrew Jeffery <andrew@...id.au>,
devicetree <devicetree@...r.kernel.org>,
Linux ARM <linux-arm-kernel@...ts.infradead.org>,
linux-aspeed <linux-aspeed@...ts.ozlabs.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] ARM: dts: aspeed: amd-ethanolx: Add GPIO line names
On Wed, 11 Nov 2020 at 22:44, Supreeth Venkatesh
<supreeth.venkatesh@....com> wrote:
>
>
>
> On 11/11/20 7:21 AM, Konstantin Aladyshev wrote:
> > [CAUTION: External Email]
> >
> > Add GPIO line names for AMD EthanolX customer reference board.
> > It populates AST2500 GPIO lines (A0-A7 to AC0-AC7) with AMD EthanolX
> > designated names.
> >
> > Signed-off-by: Konstantin Aladyshev <aladyshev22@...il.com>
> Reviewed-by: Supreeth Venkatesh <supreeth.venkatesh@....com>
Applied to dt-for-v5.11.
Thanks,
Joel
> > ---
> > arch/arm/boot/dts/aspeed-bmc-amd-ethanolx.dts | 44 +++++++++++++++++++
> > 1 file changed, 44 insertions(+)
> >
> > diff --git a/arch/arm/boot/dts/aspeed-bmc-amd-ethanolx.dts b/arch/arm/boot/dts/aspeed-bmc-amd-ethanolx.dts
> > index b93ed44eba0c..96ff0aea64e5 100644
> > --- a/arch/arm/boot/dts/aspeed-bmc-amd-ethanolx.dts
> > +++ b/arch/arm/boot/dts/aspeed-bmc-amd-ethanolx.dts
> > @@ -97,6 +97,50 @@
> > &pinctrl_adc4_default>;
> > };
> >
> > +&gpio {
> > + status = "okay";
> > + gpio-line-names =
> > + /*A0-A7*/ "","","FAULT_LED","CHASSIS_ID_LED","","","","",
> > + /*B0-B7*/ "","","","","","","","",
> > + /*C0-C7*/ "CHASSIS_ID_BTN","INTRUDER","AC_LOSS","","","","","",
> > + /*D0-D7*/ "HDT_DBREQ","LOCAL_SPI_ROM_SEL","FPGA_SPI_ROM_SEL","JTAG_MUX_S",
> > + "JTAG_MUX_OE","HDT_SEL","ASERT_WARM_RST_BTN","FPGA_RSVD",
> > + /*E0-E7*/ "","","MON_P0_PWR_BTN","MON_P0_RST_BTN","MON_P0_NMI_BTN",
> > + "MON_P0_PWR_GOOD","MON_PWROK","MON_RESET",
> > + /*F0-F7*/ "MON_P0_PROCHOT","MON_P1_PROCHOT","MON_P0_THERMTRIP",
> > + "MON_P1_THERMTRIP","P0_PRESENT","P1_PRESENT","MON_ATX_PWR_OK","",
> > + /*G0-G7*/ "BRD_REV_ID_3","BRD_REV_ID_2","BRD_REV_ID_1","BRD_REV_ID_0",
> > + "P0_APML_ALERT","P1_APML_ALERT","FPGA ALERT","",
> > + /*H0-H7*/ "BRD_ID_0","BRD_ID_1","BRD_ID_2","BRD_ID_3",
> > + "PCIE_DISCONNECTED","USB_DISCONNECTED","SPARE_0","SPARE_1",
> > + /*I0-I7*/ "","","","","","","","",
> > + /*J0-J7*/ "","","","","","","","",
> > + /*K0-K7*/ "","","","","","","","",
> > + /*L0-L7*/ "","","","","","","","",
> > + /*M0-M7*/ "ASSERT_PWR_BTN","ASSERT_RST_BTN","ASSERT_NMI_BTN",
> > + "ASSERT_LOCAL_LOCK","ASSERT_P0_PROCHOT","ASSERT_P1_PROCHOT",
> > + "ASSERT_CLR_CMOS","ASSERT_BMC_READY",
> > + /*N0-N7*/ "","","","","","","","",
> > + /*O0-O7*/ "","","","","","","","",
> > + /*P0-P7*/ "P0_VDD_CORE_RUN_VRHOT","P0_VDD_SOC_RUN_VRHOT",
> > + "P0_VDD_MEM_ABCD_SUS_VRHOT","P0_VDD_MEM_EFGH_SUS_VRHOT",
> > + "P1_VDD_CORE_RUN_VRHOT","P1_VDD_SOC_RUN_VRHOT",
> > + "P1_VDD_MEM_ABCD_SUS_VRHOT","P1_VDD_MEM_EFGH_SUS_VRHOT",
> > + /*Q0-Q7*/ "","","","","","","","",
> > + /*R0-R7*/ "","","","","","","","",
> > + /*S0-S7*/ "","","","","","","","",
> > + /*T0-T7*/ "","","","","","","","",
> > + /*U0-U7*/ "","","","","","","","",
> > + /*V0-V7*/ "","","","","","","","",
> > + /*W0-W7*/ "","","","","","","","",
> > + /*X0-X7*/ "","","","","","","","",
> > + /*Y0-Y7*/ "","","","","","","","",
> > + /*Z0-Z7*/ "","","","","","","","",
> > + /*AA0-AA7*/ "","SENSOR THERM","","","","","","",
> > + /*AB0-AB7*/ "","","","","","","","",
> > + /*AC0-AC7*/ "","","","","","","","";
> > +};
> > +
> > //APML for P0
> > &i2c0 {
> > status = "okay";
> > --
> > 2.17.1
> >
Powered by blists - more mailing lists