| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 19 Nov 2020 10:52:33 -0500
From: Thara Gopinath <thara.gopinath@...aro.org>
To: agross@...nel.org, bjorn.andersson@...aro.org,
herbert@...dor.apana.org.au, davem@...emloft.net,
robh+dt@...nel.org, sboyd@...nel.org, mturquette@...libre.com
Cc: linux-arm-msm@...r.kernel.org, linux-crypto@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-clk@...r.kernel.org
Subject: [Patch v2 6/6] dt-bindings: crypto: qcom-qce: Add v5.4 to binding
Add compatible string to support v5.4 crypto engine.
Signed-off-by: Thara Gopinath <thara.gopinath@...aro.org>
Reviewed-by: Bjorn Andersson <bjorn.andersson@...aro.org>
---
Documentation/devicetree/bindings/crypto/qcom-qce.txt | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/crypto/qcom-qce.txt b/Documentation/devicetree/bindings/crypto/qcom-qce.txt
index fdd53b184ba8..ed1ede9c0acc 100644
--- a/Documentation/devicetree/bindings/crypto/qcom-qce.txt
+++ b/Documentation/devicetree/bindings/crypto/qcom-qce.txt
@@ -2,7 +2,9 @@ Qualcomm crypto engine driver
Required properties:
-- compatible : should be "qcom,crypto-v5.1"
+- compatible : should be
+ "qcom,crypto-v5.1" for ipq6018
+ "qcom,crypto-v5.4" for sdm845
- reg : specifies base physical address and size of the registers map
- clocks : phandle to clock-controller plus clock-specifier pair
- clock-names : "iface" clocks register interface
--
2.25.1
Powered by blists - more mailing lists