lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:   Fri, 20 Nov 2020 08:56:31 +0000
From:   Marc Zyngier <maz@...nel.org>
To:     Neeraj Upadhyay <neeraju@...eaurora.org>
Cc:     ionela.voinescu@....com, valentin.schneider@....com,
        mark.rutland@....com, suzuki.poulose@....com,
        Will Deacon <will@...nel.org>, catalin.marinas@....com,
        linux-arm-kernel@...ts.infradead.org,
        lkml <linux-kernel@...r.kernel.org>,
        MSM <linux-arm-msm@...r.kernel.org>
Subject: Re: AMU extension v1 support for cortex A76, A77, A78 CPUs

On 2020-11-20 04:30, Neeraj Upadhyay wrote:
> Hi,
> 
> For ARM cortex A76, A77, A78 cores (which as per TRM, support AMU)
> AA64PFR0[47:44] field is not set, and AMU does not get enabled for
> them.
> Can you please provide support for these CPUs in cpufeature.c?

If that was the case, that'd be an erratum, and it would need to be
documented as such. It could also be that this is an optional feature
for these cores (though the TRM doesn't suggest that).

Can someone at ARM confirm what is the expected behaviour of these CPUs?

         M.
-- 
Jazz is not dead. It just smells funny...

Powered by blists - more mailing lists