[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20201124155658.700976-1-matthew.gerlach@linux.intel.com>
Date: Tue, 24 Nov 2020 07:56:56 -0800
From: matthew.gerlach@...ux.intel.com
To: linux-fpga@...r.kernel.org, linux-kernel@...r.kernel.org,
mdf@...nel.org, hao.wu@...el.com, trix@...hat.com,
linux-doc@...r.kernel.org, corbet@....net
Cc: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
Subject: [PATCH v3 0/2] fpga: dfl: optional VSEC for start of dfl
From: Matthew Gerlach <matthew.gerlach@...ux.intel.com>
The start of a Device Feature List (DFL) is currently assumed to be at
Bar0/Offset 0 on the PCIe bus by drivers/fpga/dfl-pci.c. This patchset
adds support for the start one or more DFLs to be specified in a
Vendor-Specific Capability (VSEC) structure in PCIe config space. If no
such VSEC structure exists, then the start is assumed to be
Bar0/Offset 0 for backward compatibility.
Matthew Gerlach (2):
fpga: dfl: refactor cci_enumerate_feature_devs()
fpga: dfl: look for vendor specific capability
Documentation/fpga/dfl.rst | 25 ++++++
drivers/fpga/dfl-pci.c | 169 +++++++++++++++++++++++++++++--------
2 files changed, 159 insertions(+), 35 deletions(-)
--
2.25.2
Powered by blists - more mailing lists