[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAD=FV=XpX3zq-rzMNE8f7mZEWBqD1aOrCekzwzugdG7ANW9j-A@mail.gmail.com>
Date: Tue, 24 Nov 2020 09:55:34 -0800
From: Doug Anderson <dianders@...omium.org>
To: Sibi Sankar <sibis@...eaurora.org>
Cc: Bjorn Andersson <bjorn.andersson@...aro.org>,
Andy Gross <agross@...nel.org>,
linux-arm-msm <linux-arm-msm@...r.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@...r.kernel.org>, LKML <linux-kernel@...r.kernel.org>,
Evan Green <evgreen@...omium.org>,
Rob Herring <robh+dt@...nel.org>,
Stephen Boyd <swboyd@...omium.org>,
Matthias Kaehlcke <mka@...omium.org>
Subject: Re: [PATCH v2 1/2] arm64: dts: qcom: sc7180-lite: Tweak DDR/L3
scaling on SC7180-lite
Hi,
On Mon, Nov 23, 2020 at 10:21 PM Sibi Sankar <sibis@...eaurora.org> wrote:
>
> Tweak the DDR/L3 bandwidth votes on the lite variant of the SC7180 SoC
> since the gold cores only support frequencies upto 2.1 GHz.
>
> Signed-off-by: Sibi Sankar <sibis@...eaurora.org>
> ---
>
> V2:
> * Updated the lite ddr/l3 cpufreq map to have better power numbers with
> similar perf.
>
> arch/arm64/boot/dts/qcom/sc7180-lite.dtsi | 18 ++++++++++++++++++
> 1 file changed, 18 insertions(+)
I certainly don't love the way that this works but it does match the
way folks have agreed that DDR bandwidth votes should work. Long term
it feels like we should re-think how this is working, but it seems
fine for now.
Reviewed-by: Douglas Anderson <dianders@...omium.org>
Powered by blists - more mailing lists