| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 26 Nov 2020 01:26:14 +0800
From: 周琰杰 (Zhou Yanjie)
<zhouyanjie@...yeetech.com>
To: sboyd@...nel.org, robh+dt@...nel.org, mturquette@...libre.com,
paul@...pouillou.net
Cc: linux-kernel@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, dongsheng.qiu@...enic.com,
aric.pzqi@...enic.com, rick.tyliu@...enic.com,
yanfei.li@...enic.com, sernia.zhou@...mail.com,
zhenwenjin@...il.com
Subject: [PATCH 0/4] Add new clocks for Ingenic SoCs.
1.Add "jz4780_core1_disable()" for disable the second core of JZ4780,
prepare for later commits.
2.Add CIM, AIC, DMIC clocks for the X1000 SoC, and CIM, AIC, DMIC, I2S
clocks for the X1830 SoC from Ingenic.
3.Fill unused bits in parents in jz4780-cgu.c, x1000-cgu.c, and
x1830-cgu.c, these bits should be filled with -1.
4.Reformat code, add missing blank lines, remove unnecessary tabs,
and align code.
周琰杰 (Zhou Yanjie) (4):
clk: JZ4780: Add function for disable the second core.
dt-bindings: clock: Add missing clocks for Ingenic SoCs.
clk: Ingenic: Add missing clocks for Ingenic SoCs.
clk: Ingenic: Fill unused bits in parents and reformat code.
drivers/clk/ingenic/jz4780-cgu.c | 33 ++++-
drivers/clk/ingenic/x1000-cgu.c | 39 +++--
drivers/clk/ingenic/x1830-cgu.c | 266 +++++++++++++++++++++++++++++-----
include/dt-bindings/clock/x1000-cgu.h | 3 +
include/dt-bindings/clock/x1830-cgu.h | 4 +
5 files changed, 292 insertions(+), 53 deletions(-)
--
2.7.4
Powered by blists - more mailing lists