lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <EF41E2C0-C118-4FA7-80D4-554785F9505F@amperemail.onmicrosoft.com>
Date:   Wed, 25 Nov 2020 09:42:18 -0800
From:   Tuan Phan <tuanphan@...eremail.onmicrosoft.com>
To:     Will Deacon <will@...nel.org>
Cc:     Tuan Phan <tuanphan@...amperecomputing.com>,
        catalin.marinas@....com, kernel-team@...roid.com,
        linux-kernel@...r.kernel.org, Mark Rutland <mark.rutland@....com>,
        patches@...erecomputing.com, robin.murphy@....com,
        linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v6] driver/perf: Add PMU driver for the ARM DMC-620 memory
 controller

Thanks Will,

> On Nov 25, 2020, at 7:44 AM, Will Deacon <will@...nel.org> wrote:
> 
> On Wed, 4 Nov 2020 11:30:43 -0800, Tuan Phan wrote:
>> DMC-620 PMU supports total 10 counters which each is
>> independently programmable to different events and can
>> be started and stopped individually.
>> 
>> Currently, it only supports ACPI. Other platforms feel free to test and add
>> support for device tree.
>> 
>> [...]
> 
> Applied to will (for-next/perf), thanks!
> 
> [1/1] driver/perf: Add PMU driver for the ARM DMC-620 memory controller
>      https://git.kernel.org/will/c/53c218da220c
> 
> Cheers,
> -- 
> Will
> 
> https://fixes.arm64.dev
> https://next.arm64.dev
> https://will.arm64.dev

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ