lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CAHTX3d+nGPXgfw=t7+UsEEseFahScus7jjMhKGe+RwMbVweeRQ@mail.gmail.com>
Date:   Wed, 25 Nov 2020 13:29:20 +0100
From:   Michal Simek <monstr@...str.eu>
To:     LKML <linux-kernel@...r.kernel.org>,
        Michal Simek <monstr@...str.eu>, git <git@...inx.com>
Cc:     Kalyani Akula <kalyani.akula@...inx.com>,
        Krzysztof Kozlowski <krzk@...nel.org>,
        Laurent Pinchart <laurent.pinchart@...asonboard.com>,
        Manish Narani <manish.narani@...inx.com>,
        Rajan Vaja <rajan.vaja@...inx.com>,
        Rob Herring <robh+dt@...nel.org>,
        DTML <devicetree@...r.kernel.org>,
        linux-arm <linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH] arm64: dts: zynqmp: Wire mailbox with zynqmp-power driver

čt 12. 11. 2020 v 13:52 odesílatel Michal Simek
<michal.simek@...inx.com> napsal:
>
> The support to driver was added by commit ffdbae28d9d1 ("drivers: soc:
> xilinx: Use mailbox IPI callback") that's why also enable it via DT by
> default. It setups communication with firmware via IPI interface.
>
> Signed-off-by: Michal Simek <michal.simek@...inx.com>
> ---
>
>  arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 25 +++++++++++++++++++++++++
>  1 file changed, 25 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> index 66dad22b8a76..68923fbd0e89 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> @@ -99,6 +99,29 @@ opp03 {
>                 };
>         };
>
> +       zynqmp_ipi {
> +               compatible = "xlnx,zynqmp-ipi-mailbox";
> +               interrupt-parent = <&gic>;
> +               interrupts = <0 35 4>;
> +               xlnx,ipi-id = <0>;
> +               #address-cells = <2>;
> +               #size-cells = <2>;
> +               ranges;
> +
> +               ipi_mailbox_pmu1: mailbox@...90400 {
> +                       reg = <0x0 0xff9905c0 0x0 0x20>,
> +                             <0x0 0xff9905e0 0x0 0x20>,
> +                             <0x0 0xff990e80 0x0 0x20>,
> +                             <0x0 0xff990ea0 0x0 0x20>;
> +                       reg-names = "local_request_region",
> +                                   "local_response_region",
> +                                   "remote_request_region",
> +                                   "remote_response_region";
> +                       #mbox-cells = <1>;
> +                       xlnx,ipi-id = <4>;
> +               };
> +       };
> +
>         dcc: dcc {
>                 compatible = "arm,dcc";
>                 status = "disabled";
> @@ -128,6 +151,8 @@ zynqmp_power: zynqmp-power {
>                                 compatible = "xlnx,zynqmp-power";
>                                 interrupt-parent = <&gic>;
>                                 interrupts = <0 35 4>;
> +                               mboxes = <&ipi_mailbox_pmu1 0>, <&ipi_mailbox_pmu1 1>;
> +                               mbox-names = "tx", "rx";
>                         };
>
>                         zynqmp_clk: clock-controller {
> --
> 2.29.2
>

Applied.
M


-- 
Michal Simek, Ing. (M.Eng), OpenPGP -> KeyID: FE3D1F91
w: www.monstr.eu p: +42-0-721842854
Maintainer of Linux kernel - Xilinx Microblaze
Maintainer of Linux kernel - Xilinx Zynq ARM and ZynqMP ARM64 SoCs
U-Boot custodian - Xilinx Microblaze/Zynq/ZynqMP/Versal SoCs

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ