[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <160630994849.3550201.9456322529162111327.b4-ty@kernel.org>
Date: Wed, 25 Nov 2020 14:05:19 +0000
From: Will Deacon <will@...nel.org>
To: Robin Murphy <robin.murphy@....com>,
Joerg Roedel <joro@...tes.org>,
Sai Prakash Ranjan <saiprakash.ranjan@...eaurora.org>,
Jordan Crouse <jcrouse@...eaurora.org>,
Rob Clark <robdclark@...il.com>
Cc: catalin.marinas@....com, kernel-team@...roid.com,
Will Deacon <will@...nel.org>,
Kristian H Kristensen <hoegsberg@...gle.com>,
dri-devel@...ts.freedesktop.org, linux-kernel@...r.kernel.org,
linux-arm-msm@...r.kernel.org, iommu@...ts.linux-foundation.org,
Akhil P Oommen <akhilpo@...eaurora.org>,
freedreno@...ts.freedesktop.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCHv10 0/9] System Cache support for GPU and required SMMU support
On Wed, 25 Nov 2020 12:30:09 +0530, Sai Prakash Ranjan wrote:
> Some hardware variants contain a system cache or the last level
> cache(llc). This cache is typically a large block which is shared
> by multiple clients on the SOC. GPU uses the system cache to cache
> both the GPU data buffers(like textures) as well the SMMU pagetables.
> This helps with improved render performance as well as lower power
> consumption by reducing the bus traffic to the system memory.
>
> [...]
Applied the SMMU bits to arm64 (for-next/iommu/arm-smmu), thanks!
[3/9] iommu/arm-smmu: Add support for pagetable config domain attribute
https://git.kernel.org/arm64/c/c99110a865a3
[4/9] iommu/arm-smmu: Move non-strict mode to use io_pgtable_domain_attr
https://git.kernel.org/arm64/c/12bc36793fd6
[8/9] iommu: arm-smmu-impl: Use table to list QCOM implementations
https://git.kernel.org/arm64/c/00597f9ff5ec
[9/9] iommu: arm-smmu-impl: Add a space before open parenthesis
https://git.kernel.org/arm64/c/7f575a6087f4
Cheers,
--
Will
https://fixes.arm64.dev
https://next.arm64.dev
https://will.arm64.dev
Powered by blists - more mailing lists