lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 30 Nov 2020 22:10:46 +0900 From: Daniel Palmer <daniel@...f.com> To: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org Cc: linux-kernel@...r.kernel.org, arnd@...db.de, robh@...nel.org, w@....eu, daniel@...f.com Subject: [PATCH 8/9] ARM: mstar: Add smp ctrl registers to infinity2m dtsi Add the smpctrl registers to the infinity2m dtsi so that the second CPU can be enabled on chips in this family. Signed-off-by: Daniel Palmer <daniel@...f.com> --- arch/arm/boot/dts/mstar-infinity2m.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/arch/arm/boot/dts/mstar-infinity2m.dtsi b/arch/arm/boot/dts/mstar-infinity2m.dtsi index 02adb9fe9d3c..85e178368ba4 100644 --- a/arch/arm/boot/dts/mstar-infinity2m.dtsi +++ b/arch/arm/boot/dts/mstar-infinity2m.dtsi @@ -13,3 +13,11 @@ cpu1: cpu@1 { reg = <0x1>; }; }; + +&riu { + smpctrl@...000 { + compatible = "mstar,smpctrl"; + reg = <0x204000 0x200>; + status = "okay"; + }; +}; -- 2.29.2
Powered by blists - more mailing lists