[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20201201134330.3037007-9-daniel@0x0f.com>
Date: Tue, 1 Dec 2020 22:43:28 +0900
From: Daniel Palmer <daniel@...f.com>
To: devicetree@...r.kernel.org, soc@...nel.org,
linux-arm-kernel@...ts.infradead.org
Cc: linux-kernel@...r.kernel.org, olof@...om.net, arnd@...db.de,
robh@...nel.org, w@....eu, daniel@...f.com
Subject: [PATCH v2 08/10] ARM: mstar: Add smp ctrl registers to infinity2m dtsi
Add the smpctrl registers to the infinity2m dtsi so that the
second CPU can be enabled on chips in this family.
Signed-off-by: Daniel Palmer <daniel@...f.com>
---
arch/arm/boot/dts/mstar-infinity2m.dtsi | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/arch/arm/boot/dts/mstar-infinity2m.dtsi b/arch/arm/boot/dts/mstar-infinity2m.dtsi
index 02adb9fe9d3c..6d4d1d224e96 100644
--- a/arch/arm/boot/dts/mstar-infinity2m.dtsi
+++ b/arch/arm/boot/dts/mstar-infinity2m.dtsi
@@ -13,3 +13,10 @@ cpu1: cpu@1 {
reg = <0x1>;
};
};
+
+&riu {
+ smpctrl: smpctrl@...000 {
+ reg = <0x204000 0x200>;
+ status = "disabled";
+ };
+};
--
2.29.2
Powered by blists - more mailing lists