| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20201202125254.3329835-5-steen.hegelund@microchip.com>
Date: Wed, 2 Dec 2020 13:52:54 +0100
From: Steen Hegelund <steen.hegelund@...rochip.com>
To: Kishon Vijay Abraham I <kishon@...com>,
Vinod Koul <vkoul@...nel.org>
CC: Steen Hegelund <steen.hegelund@...rochip.com>,
Alexandre Belloni <alexandre.belloni@...tlin.com>,
Lars Povlsen <lars.povlsen@...rochip.com>,
Bjarni Jonasson <bjarni.jonasson@...rochip.com>,
Microchip UNG Driver List <UNGLinuxDriver@...rochip.com>,
<linux-kernel@...r.kernel.org>
Subject: [PATCH v6 4/4] arm64: dts: sparx5: Add Sparx5 serdes driver node
Add Sparx5 serdes driver node, and enable it generally for all
reference boards.
Signed-off-by: Lars Povlsen <lars.povlsen@...rochip.com>
Signed-off-by: Steen Hegelund <steen.hegelund@...rochip.com>
---
arch/arm64/boot/dts/microchip/sparx5.dtsi | 196 ++++++++++++++++++++++
1 file changed, 196 insertions(+)
diff --git a/arch/arm64/boot/dts/microchip/sparx5.dtsi b/arch/arm64/boot/dts/microchip/sparx5.dtsi
index 8e7724d413fb..0eb9ad7b3791 100644
--- a/arch/arm64/boot/dts/microchip/sparx5.dtsi
+++ b/arch/arm64/boot/dts/microchip/sparx5.dtsi
@@ -287,5 +287,201 @@ tmon0: tmon@...508110 {
#thermal-sensor-cells = <0>;
clocks = <&ahb_clk>;
};
+
+ serdes: serdes@...08000 {
+ compatible = "microchip,sparx5-serdes";
+ #phy-cells = <1>;
+ clocks = <&sys_clk>;
+ reg = <0x6 0x10808000 0x8000>, /* sd_cmu_0 */
+ <0x6 0x10810000 0x8000>, /* sd_cmu_1 */
+ <0x6 0x10818000 0x8000>, /* sd_cmu_2 */
+ <0x6 0x10820000 0x8000>, /* sd_cmu_3 */
+ <0x6 0x10828000 0x8000>, /* sd_cmu_4 */
+ <0x6 0x10830000 0x8000>, /* sd_cmu_5 */
+ <0x6 0x10838000 0x8000>, /* sd_cmu_6 */
+ <0x6 0x10840000 0x8000>, /* sd_cmu_7 */
+ <0x6 0x10848000 0x8000>, /* sd_cmu_8 */
+ <0x6 0x10850000 0x8000>, /* sd_cmu_cfg_0 */
+ <0x6 0x10858000 0x8000>, /* sd_cmu_cfg_1 */
+ <0x6 0x10860000 0x8000>, /* sd_cmu_cfg_2 */
+ <0x6 0x10868000 0x8000>, /* sd_cmu_cfg_3 */
+ <0x6 0x10870000 0x8000>, /* sd_cmu_cfg_4 */
+ <0x6 0x10878000 0x8000>, /* sd_cmu_cfg_5 */
+ <0x6 0x10880000 0x8000>, /* sd_cmu_cfg_6 */
+ <0x6 0x10888000 0x8000>, /* sd_cmu_cfg_7 */
+ <0x6 0x10890000 0x8000>, /* sd_cmu_cfg_8 */
+ <0x6 0x10898000 0x8000>, /* sd6g_lane_0 */
+ <0x6 0x108a0000 0x8000>, /* sd6g_lane_1 */
+ <0x6 0x108a8000 0x8000>, /* sd6g_lane_2 */
+ <0x6 0x108b0000 0x8000>, /* sd6g_lane_3 */
+ <0x6 0x108b8000 0x8000>, /* sd6g_lane_4 */
+ <0x6 0x108c0000 0x8000>, /* sd6g_lane_5 */
+ <0x6 0x108c8000 0x8000>, /* sd6g_lane_6 */
+ <0x6 0x108d0000 0x8000>, /* sd6g_lane_7 */
+ <0x6 0x108d8000 0x8000>, /* sd6g_lane_8 */
+ <0x6 0x108e0000 0x8000>, /* sd6g_lane_9 */
+ <0x6 0x108e8000 0x8000>, /* sd6g_lane_10 */
+ <0x6 0x108f0000 0x8000>, /* sd6g_lane_11 */
+ <0x6 0x108f8000 0x8000>, /* sd6g_lane_12 */
+ <0x6 0x10900000 0x8000>, /* sd10g_lane_0 */
+ <0x6 0x10908000 0x8000>, /* sd10g_lane_1 */
+ <0x6 0x10910000 0x8000>, /* sd10g_lane_2 */
+ <0x6 0x10918000 0x8000>, /* sd10g_lane_3 */
+ <0x6 0x109a8000 0x8000>, /* sd_lane_0 */
+ <0x6 0x109b0000 0x8000>, /* sd_lane_1 */
+ <0x6 0x109b8000 0x8000>, /* sd_lane_2 */
+ <0x6 0x109c0000 0x8000>, /* sd_lane_3 */
+ <0x6 0x109c8000 0x8000>, /* sd_lane_4 */
+ <0x6 0x109d0000 0x8000>, /* sd_lane_5 */
+ <0x6 0x109d8000 0x8000>, /* sd_lane_6 */
+ <0x6 0x109e0000 0x8000>, /* sd_lane_7 */
+ <0x6 0x109e8000 0x8000>, /* sd_lane_8 */
+ <0x6 0x109f0000 0x8000>, /* sd_lane_9 */
+ <0x6 0x109f8000 0x8000>, /* sd_lane_10 */
+ <0x6 0x10a00000 0x8000>, /* sd_lane_11 */
+ <0x6 0x10a08000 0x8000>, /* sd_lane_12 */
+ <0x6 0x10a10000 0x8000>, /* sd_lane_13 */
+ <0x6 0x10a18000 0x8000>, /* sd_lane_14 */
+ <0x6 0x10a20000 0x8000>, /* sd_lane_15 */
+ <0x6 0x10a28000 0x8000>, /* sd_lane_16 */
+ <0x6 0x10c08000 0x8000>, /* sd_cmu_9 */
+ <0x6 0x10c10000 0x8000>, /* sd_cmu_10 */
+ <0x6 0x10c18000 0x8000>, /* sd_cmu_11 */
+ <0x6 0x10c20000 0x8000>, /* sd_cmu_12 */
+ <0x6 0x10c28000 0x8000>, /* sd_cmu_13 */
+ <0x6 0x10c30000 0x8000>, /* sd_cmu_cfg_9 */
+ <0x6 0x10c38000 0x8000>, /* sd_cmu_cfg_10 */
+ <0x6 0x10c40000 0x8000>, /* sd_cmu_cfg_11 */
+ <0x6 0x10c48000 0x8000>, /* sd_cmu_cfg_12 */
+ <0x6 0x10c50000 0x8000>, /* sd_cmu_cfg_13 */
+ <0x6 0x10c58000 0x8000>, /* sd10g_lane_4 */
+ <0x6 0x10c60000 0x8000>, /* sd10g_lane_5 */
+ <0x6 0x10c68000 0x8000>, /* sd10g_lane_6 */
+ <0x6 0x10c70000 0x8000>, /* sd10g_lane_7 */
+ <0x6 0x10c78000 0x8000>, /* sd10g_lane_8 */
+ <0x6 0x10c80000 0x8000>, /* sd10g_lane_9 */
+ <0x6 0x10c88000 0x8000>, /* sd10g_lane_10 */
+ <0x6 0x10c90000 0x8000>, /* sd10g_lane_11 */
+ <0x6 0x10c98000 0x8000>, /* sd25g_lane_0 */
+ <0x6 0x10ca0000 0x8000>, /* sd25g_lane_1 */
+ <0x6 0x10ca8000 0x8000>, /* sd25g_lane_2 */
+ <0x6 0x10cb0000 0x8000>, /* sd25g_lane_3 */
+ <0x6 0x10cb8000 0x8000>, /* sd25g_lane_4 */
+ <0x6 0x10cc0000 0x8000>, /* sd25g_lane_5 */
+ <0x6 0x10cc8000 0x8000>, /* sd25g_lane_6 */
+ <0x6 0x10cd0000 0x8000>, /* sd25g_lane_7 */
+ <0x6 0x10d58000 0x8000>, /* sd_lane_17 */
+ <0x6 0x10d60000 0x8000>, /* sd_lane_18 */
+ <0x6 0x10d68000 0x8000>, /* sd_lane_19 */
+ <0x6 0x10d70000 0x8000>, /* sd_lane_20 */
+ <0x6 0x10d78000 0x8000>, /* sd_lane_21 */
+ <0x6 0x10d80000 0x8000>, /* sd_lane_22 */
+ <0x6 0x10d88000 0x8000>, /* sd_lane_23 */
+ <0x6 0x10d90000 0x8000>, /* sd_lane_24 */
+ <0x6 0x10d98000 0x8000>, /* sd_lane_25g_25 */
+ <0x6 0x10da0000 0x8000>, /* sd_lane_25g_26 */
+ <0x6 0x10da8000 0x8000>, /* sd_lane_25g_27 */
+ <0x6 0x10db0000 0x8000>, /* sd_lane_25g_28 */
+ <0x6 0x10db8000 0x8000>, /* sd_lane_25g_29 */
+ <0x6 0x10dc0000 0x8000>, /* sd_lane_25g_30 */
+ <0x6 0x10dc8000 0x8000>, /* sd_lane_25g_31 */
+ <0x6 0x10dd0000 0x8000>; /* sd_lane_25g_32 */
+ reg-names =
+ "sd_cmu_0",
+ "sd_cmu_1",
+ "sd_cmu_2",
+ "sd_cmu_3",
+ "sd_cmu_4",
+ "sd_cmu_5",
+ "sd_cmu_6",
+ "sd_cmu_7",
+ "sd_cmu_8",
+ "sd_cmu_cfg_0",
+ "sd_cmu_cfg_1",
+ "sd_cmu_cfg_2",
+ "sd_cmu_cfg_3",
+ "sd_cmu_cfg_4",
+ "sd_cmu_cfg_5",
+ "sd_cmu_cfg_6",
+ "sd_cmu_cfg_7",
+ "sd_cmu_cfg_8",
+ "sd6g_lane_0",
+ "sd6g_lane_1",
+ "sd6g_lane_2",
+ "sd6g_lane_3",
+ "sd6g_lane_4",
+ "sd6g_lane_5",
+ "sd6g_lane_6",
+ "sd6g_lane_7",
+ "sd6g_lane_8",
+ "sd6g_lane_9",
+ "sd6g_lane_10",
+ "sd6g_lane_11",
+ "sd6g_lane_12",
+ "sd10g_lane_0",
+ "sd10g_lane_1",
+ "sd10g_lane_2",
+ "sd10g_lane_3",
+ "sd_lane_0",
+ "sd_lane_1",
+ "sd_lane_2",
+ "sd_lane_3",
+ "sd_lane_4",
+ "sd_lane_5",
+ "sd_lane_6",
+ "sd_lane_7",
+ "sd_lane_8",
+ "sd_lane_9",
+ "sd_lane_10",
+ "sd_lane_11",
+ "sd_lane_12",
+ "sd_lane_13",
+ "sd_lane_14",
+ "sd_lane_15",
+ "sd_lane_16",
+ "sd_cmu_9",
+ "sd_cmu_10",
+ "sd_cmu_11",
+ "sd_cmu_12",
+ "sd_cmu_13",
+ "sd_cmu_cfg_9",
+ "sd_cmu_cfg_10",
+ "sd_cmu_cfg_11",
+ "sd_cmu_cfg_12",
+ "sd_cmu_cfg_13",
+ "sd10g_lane_4",
+ "sd10g_lane_5",
+ "sd10g_lane_6",
+ "sd10g_lane_7",
+ "sd10g_lane_8",
+ "sd10g_lane_9",
+ "sd10g_lane_10",
+ "sd10g_lane_11",
+ "sd25g_lane_0",
+ "sd25g_lane_1",
+ "sd25g_lane_2",
+ "sd25g_lane_3",
+ "sd25g_lane_4",
+ "sd25g_lane_5",
+ "sd25g_lane_6",
+ "sd25g_lane_7",
+ "sd_lane_17",
+ "sd_lane_18",
+ "sd_lane_19",
+ "sd_lane_20",
+ "sd_lane_21",
+ "sd_lane_22",
+ "sd_lane_23",
+ "sd_lane_24",
+ "sd_lane_25g_25",
+ "sd_lane_25g_26",
+ "sd_lane_25g_27",
+ "sd_lane_25g_28",
+ "sd_lane_25g_29",
+ "sd_lane_25g_30",
+ "sd_lane_25g_31",
+ "sd_lane_25g_32";
+ };
+
};
};
--
2.29.2
Powered by blists - more mailing lists