[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <8cf8fa21-41e3-f3f9-81e4-90f0bfc26fc0@huawei.com>
Date: Wed, 2 Dec 2020 20:59:52 +0800
From: Wang Xingang <wangxingang5@...wei.com>
To: Auger Eric <eric.auger@...hat.com>
CC: <alex.williamson@...hat.com>, <eric.auger.pro@...il.com>,
<iommu@...ts.linux-foundation.org>, <jean-philippe@...aro.org>,
<joro@...tes.org>, <kvm@...r.kernel.org>,
<kvmarm@...ts.cs.columbia.edu>, <linux-kernel@...r.kernel.org>,
<maz@...nel.org>, <robin.murphy@....com>, <vivek.gautam@....com>,
<will@...nel.org>, <zhangfei.gao@...aro.org>,
<xieyingtai@...wei.com>
Subject: Re: [PATCH v13 07/15] iommu/smmuv3: Allow stage 1 invalidation with
unmanaged ASIDs
Thanks for your reply. We are testing vSVA, and will let you know if
other problems are found.
On 2020/12/1 21:58, Auger Eric wrote:
> Hi Xingang,
>
> On 12/1/20 2:33 PM, Xingang Wang wrote:
>> Hi Eric
>>
>> On Wed, 18 Nov 2020 12:21:43, Eric Auger wrote:
>>> @@ -1710,7 +1710,11 @@ static void arm_smmu_tlb_inv_context(void *cookie)
>>> * insertion to guarantee those are observed before the TLBI. Do be
>>> * careful, 007.
>>> */
>>> - if (smmu_domain->stage == ARM_SMMU_DOMAIN_S1) {
>>> + if (ext_asid >= 0) { /* guest stage 1 invalidation */
>>> + cmd.opcode = CMDQ_OP_TLBI_NH_ASID;
>>> + cmd.tlbi.asid = ext_asid;
>>> + cmd.tlbi.vmid = smmu_domain->s2_cfg.vmid;
>>> + } else if (smmu_domain->stage == ARM_SMMU_DOMAIN_S1) {
>>
>> Found a problem here, the cmd for guest stage 1 invalidation is built,
>> but it is not delivered to smmu.
>>
>
> Thank you for the report. I will fix that soon. With that fixed, have
> you been able to run vSVA on top of the series. Do you need other stuff
> to be fixed at SMMU level? As I am going to respin soon, please let me
> know what is the best branch to rebase to alleviate your integration.
>
> Best Regards
>
> Eric
>
> .
>
Powered by blists - more mailing lists