linux-kernel - Re: [PATCH] clk: mvebu: a3700: fix the XTAL MODE pin to MPP1

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Sat, 19 Dec 2020 15:51:30 -0800
From:   Stephen Boyd <sboyd@...nel.org>
To:     Gregory CLEMENT <gregory.clement@...tlin.com>,
        Marek Behun <marek.behun@....cz>,
        Michael Turquette <mturquette@...libre.com>,
        Pali Rohár <pali@...nel.org>
Cc:     linux-clk@...r.kernel.org, linux-kernel@...r.kernel.org,
        Terry Zhou <bjzhou@...vell.com>,
        Konstantin Porotchkin <kostap@...vell.com>
Subject: Re: [PATCH] clk: mvebu: a3700: fix the XTAL MODE pin to MPP1_9

Quoting Pali Rohár (2020-11-06 02:00:39)
> From: Terry Zhou <bjzhou@...vell.com>
> 
> There is an error in the current code that the XTAL MODE
> pin was set to NB MPP1_31 which should be NB MPP1_9.
> The latch register of NB MPP1_9 has different offset of 0x8.
> 
> Signed-off-by: Terry Zhou <bjzhou@...vell.com>
> [pali: Fix pin name in commit message]
> Signed-off-by: Pali Rohár <pali@...nel.org>
> Fixes: 7ea8250406a6 ("clk: mvebu: Add the xtal clock for Armada 3700 SoC")
> Cc: stable@...r.kernel.org
> 
> ---

Applied to clk-next