[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <160842272655.1580929.15045962405461927127@swboyd.mtv.corp.google.com>
Date: Sat, 19 Dec 2020 16:05:26 -0800
From: Stephen Boyd <sboyd@...nel.org>
To: Michael Turquette <mturquette@...libre.com>,
Paul Cercueil <paul@...pouillou.net>
Cc: od@...c.me, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org, Paul Cercueil <paul@...pouillou.net>,
stable@...r.kernel.org
Subject: Re: [PATCH] clk: ingenic: Fix divider calculation with div tables
Quoting Paul Cercueil (2020-12-12 05:57:33)
> The previous code assumed that a higher hardware value always resulted
> in a bigger divider, which is correct for the regular clocks, but is
> an invalid assumption when a divider table is provided for the clock.
>
> Perfect example of this is the PLL0_HALF clock, which applies a /2
> divider with the hardware value 0, and a /1 divider otherwise.
>
> Fixes: a9fa2893fcc6 ("clk: ingenic: Add support for divider tables")
> Cc: <stable@...r.kernel.org> # 5.2
> Signed-off-by: Paul Cercueil <paul@...pouillou.net>
> ---
Applied to clk-next
Powered by blists - more mailing lists