lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Sun, 3 Jan 2021 10:05:40 -0700 From: Rob Herring <robh@...nel.org> To: Anshuman Khandual <anshuman.khandual@....com> Cc: linux-arm-kernel@...ts.infradead.org, coresight@...ts.linaro.org, linux-kernel@...r.kernel.org, Mathieu Poirier <mathieu.poirier@...aro.org>, Suzuki K Poulose <suzuki.poulose@....com>, Mike Leach <mike.leach@...aro.org>, Linu Cherian <lcherian@...vell.com>, devicetree@...r.kernel.org Subject: Re: [PATCH 11/11] dts: bindings: Document device tree binding for Arm TRBE On Wed, Dec 23, 2020 at 03:33:43PM +0530, Anshuman Khandual wrote: > This patch documents the device tree binding in use for Arm TRBE. > > Cc: devicetree@...r.kernel.org > Cc: Mathieu Poirier <mathieu.poirier@...aro.org> > Cc: Mike Leach <mike.leach@...aro.org> > Cc: Suzuki K Poulose <suzuki.poulose@....com> > Signed-off-by: Anshuman Khandual <anshuman.khandual@....com> > --- > Changes in V1: > > - TRBE DT entry has been renamed as 'arm, trace-buffer-extension' > > Documentation/devicetree/bindings/arm/trbe.txt | 20 ++++++++++++++++++++ > 1 file changed, 20 insertions(+) > create mode 100644 Documentation/devicetree/bindings/arm/trbe.txt > > diff --git a/Documentation/devicetree/bindings/arm/trbe.txt b/Documentation/devicetree/bindings/arm/trbe.txt > new file mode 100644 > index 0000000..001945d > --- /dev/null > +++ b/Documentation/devicetree/bindings/arm/trbe.txt > @@ -0,0 +1,20 @@ > +* Trace Buffer Extension (TRBE) > + > +Trace Buffer Extension (TRBE) is used for collecting trace data generated > +from a corresponding trace unit (ETE) using an in memory trace buffer. > + > +** TRBE Required properties: > + > +- compatible : should be one of: > + "arm,trace-buffer-extension" > + > +- interrupts : Exactly 1 PPI must be listed. For heterogeneous systems where > + TRBE is only supported on a subset of the CPUs, please consult > + the arm,gic-v3 binding for details on describing a PPI partition. > + > +** Example: > + > +trbe { > + compatible = "arm,trace-buffer-extension"; > + interrupts = <GIC_PPI 15 IRQ_TYPE_LEVEL_HIGH>; If only an interrupt, then could just be part of ETE? If not, how is this hardware block accessed? An interrupt alone is not enough unless there's some architected way to access. Rob
Powered by blists - more mailing lists